

# **CMOS Digital IC Design(R22D6806)**

## **QUESTION BANK**

### **M.TECH (I YEAR – I SEM) (2023-24)**

**Department of Electronics and Communication Engineering**



### **MALLA REDDY COLLEGE OF ENGINEERING & TECHNOLOGY (Autonomous Institution - UGC, Govt. of India)**

Recognized under 2(f) and 12 (B) of UGC ACT 1956

(Affiliated to JNTUH, Hyderabad, Approved by AICTE - Accredited by NBA & NAAC – 'A' Grade - ISO 9001:2015 Certified)

Maisammaguda, Dhulapally (Post Via. Kompally), Secunderabad – 500100, Telangana State, India



Code No: **R22D6806****MALLA REDDY COLLEGE OF ENGINEERING & TECHNOLOGY**

(Autonomous Institution – UGC, Govt. of India)

**M.Tech I Year I Semester Supplementary Examinations, August 2023****CMOS Digital IC Design**

(VLSI&amp;ES)

|                |  |  |  |  |  |  |  |  |  |
|----------------|--|--|--|--|--|--|--|--|--|
| <b>Roll No</b> |  |  |  |  |  |  |  |  |  |
|----------------|--|--|--|--|--|--|--|--|--|

**Time: 3 hours****Max. Marks: 60****Note:** This question paper contains two parts A and B

Part A is compulsory which carries 10 marks and Answer all questions.

Part B Consists of 5 SECTIONS (One SECTION for each UNIT). Answer **FIVE** Questions, Choosing ONE Question from each SECTION and each Question carries 10 marks.


\*\*\*

**PART-A( 10MARKS)****(Write all answers of this PART at one place)**

- 1
  - A What would be the approximate threshold voltage of a perfectly designed MOS Inverter if the Power supply voltage is 3.3V? [1M]
  - B Draw the logic diagram of a CMOS Inverter. [1M]
  - C Draw the inverter equivalent of CMOS NOR2 gate. [1M]
  - D Draw the symbol of CMOS transmission gate. [1M]
  - E Give the truth table of NAND-based SR latch circuit. [1M]
  - F What is the advantage of JK latch over SR latch? [1M]
  - G What is the advantage of dynamic logic circuit over a static logic circuit? [1M]
  - H What is 'worst-case-holding time'? [1M]
  - I What is the basic difference between SRAM and DRAM? [1M]
  - J How many memory cells will be there in 32-kbit ROM array? [1M]

**PART-B( 50 MARKS)****SECTION-I**


- 2
  - A Estimate the rise time for the pseudo-NMOS inverter shown below. [5M]  
Assume  $C_L = 75\text{fF}$ . Given W/L values are in  $\mu\text{m}$ . Assume  $\mu_p C_{ox} = 44.5 \mu\text{A/V}^2$  and  $V_{tp} = -0.9\text{V}$ .



- B Derive the equation for the threshold voltage of a pseudo NMOS inverter. [5M]

OR

- 3 Explain the procedure to implement the logic function of a circuit. Also obtain the equivalent logic diagram for the circuit shown below: [10M]



### SECTION-II

- 4 Draw the logic diagram of 2-input depletion-load NAND gate and derive the expression for  $I_D$  for the same. [10M]

OR

- 5 Design a complex-CMOS logic gate realizing the Boolean function  $F = \overline{A[D + E] + BC}$  [10M]

### SECTION-III

- 6 Draw the logic diagram of CMOS SR latch circuit based on NAND2 gates and explain its operation. Give the function table along with sample input and output waveforms. [10M]

OR

- 7 Draw a two-stage master-slave flip-flop using D-latch circuits and explain its operation. Also explain with waveforms that what will happen when the 'D' input switches from '0' to '1' immediately before the clock transition occurs? [10M]

### SECTION-IV

- 8 What is voltage bootstrapping? Why is a dummy MOS device required to increase the bootstrap capacitance? Explain the reasons with necessary equations. [10M]

OR

- 9 Draw the circuit diagram of dynamic D latch and discuss its operation. [10M]

**SECTION-V**

- |           |    |   |              |
|-----------|----|---|--------------|
| <b>10</b> | A  | Draw the logic diagram of CMOS SRAM cell and explain its various modes of operation.                                | <b>[5M]</b>  |
|           | B  | Write short notes on fast Sense Amplifiers.   | <b>[5M]</b>  |
|           | OR |   |              |
| <b>11</b> |    | Draw the diagram of a Three-transistor DRAM cell and explain various operations with the typical voltage waveforms. | <b>[10M]</b> |

\*\*\*

Code No: R20D6806

**MALLA REDDY COLLEGE OF ENGINEERING & TECHNOLOGY**

(Autonomous Institution – UGC, Govt. of India)

**M.Tech I Year I Semester Supplementary Examinations, August 2023****CMOS Digital IC Design**

(VLSI&amp;ES)

| Roll No |  |  |  |  |  |  |  |  |  |
|---------|--|--|--|--|--|--|--|--|--|
|---------|--|--|--|--|--|--|--|--|--|

**Time: 3 hours****Max. Marks: 70**

**Note:** This question paper Consists of 5 Sections. Answer **FIVE** Questions, Choosing ONE Question from each SECTION and each Question carries 14 marks.


\*\*

**SECTION-I**

- 1 A With a neat circuit diagram, explain the operation of a Pseudo NMOS inverter and derive the inverter threshold voltage [7M]
- B Draw the Pseudo NMOS realization of exclusive OR function. Clearly indicate the sizing of NMOS transistor to obtain an equivalent delay of a Pseudo NMOS inverter [7M]

OR

- 2 A Replace the drive transistor network in the below figure [7M]



- B With neat circuit sketches, compare the Pseudo NMOS inverter and CMOS inverter. [7M]

**SECTION-II**

- 3 A Draw the circuit diagram of a 2-input NOR gate with depletion NMOS loads and derive its  $V_{OH}$  and  $V_{OL}$  [7M]
- B Draw the circuit diagram of a complementary CMOS 2-input NAND gate and draw its mask layout. Clearly label the different parts of the mask layout [7M]

OR

- 4 A Draw the circuit diagram of the below circuit using complementary CMOS logic style and draw the mask layout [7M]

$$F' = A + BC$$

- B Draw the circuit diagram of a two-input multiplexer using CMOS [7M]

transmission gates and explain its operation

**SECTION-III**

- 5      A      Draw the gate level, MOS level schematic of a SR latch using NOR gates and explain its operation with the help of a truth table [7M]  
      B      Describe the operation of a D-Latch and provide its CMOS implementation [7M]  
                    OR
- 6      A      Draw the gate level, MOS Level AOI schematic of clocked SR latch and explain its operation with the help of a neat timing diagram [7M]  
      B      With a neat schematic, explain the operation of NOR based master-slave edge triggered flip flop [7M]

**SECTION-IV**

- 7      A      Distinguish between static and dynamic logic circuits ?? Also describe the advantages of dynamic logic circuits [7M]  
      B      Draw the schematic of the dynamic CMOS logic gate implementing  $F' = A+BC$  and explain its operation with the help of a neat timing diagram [7M]  
                    OR
- 8      A      Explain the operation of dynamic logic gates with a circuit example and discuss the charge sharing & leakage issues [7M]  
      B      Draw the circuit diagram of a dynamic D-Latch and discuss its operation [7M]

**SECTION-V**

- 9      A      Classify memory circuits based on data storage and the type of memory access [7M]  
      B      Draw the circuit diagram of a full CMOS 6-transistor static RAM cell and describe the read and write operations with a neatly labelled timing diagram [7M]  
                    OR
- 10     A      Describe the construction of NOR based row-decoder and NOR ROM array and explain its operation [7M]  
      B      Write short notes on sense amplifiers and row decoders in SRAM memories [7M]

\*\*\*

**MALLA REDDY COLLEGE OF ENGINEERING & TECHNOLOGY****(Autonomous Institution – UGC, Govt. of India)****M.Tech I Year I Semester Supplementary Examinations, November 2022****CMOS Digital IC Design****(VLSI&ES)**

|                |  |  |  |  |  |  |  |  |  |  |
|----------------|--|--|--|--|--|--|--|--|--|--|
| <b>Roll No</b> |  |  |  |  |  |  |  |  |  |  |
|----------------|--|--|--|--|--|--|--|--|--|--|

**Time: 3 hours****Max. Marks: 70**Answer Any **Five** Questions

All Questions carries equal marks.

\*\*\*

- 1
  - A Determine the pull-up to pull-down ratio for an NMOS inverter? **[7M]**
  - B Explain and derive the necessary DC region equations of a CMOS inverter? **[7M]**
- 2
  - A Define Threshold Voltage. Express threshold voltage and discuss the dependency of  $V_T$  on various parameters? **[7M]**
  - B Write a short note on Transistor equivalency? **[7M]**
- 3
  - A How the MOS inverters connected in cascade can drive large capacitive loads? Explain? **[7M]**
  - B Discuss the transient analysis of the CMOS transmission gate by replacing it with a resistor equivalent circuit? **[7M]**
- 4
  - A Realize NMOS complex logic gates using the Boolean function  $Z=A(D+C)+BE$ . **[7M]**
  - B Write short notes on transmission gates with the relevant circuits? **[7M]**
- 5
  - A Draw the edge triggered D flip-flop by using CMOS logic and explain its operation in detail? **[7M]**
  - B Explain behavior of bistable elements. **[7M]**
- 6
  - A Draw the logic diagram of a CMOS clocked SR flip-flop and explain with the help of a truth table? **[7M]**
  - B Differentiate flip-flop and latches? **[7M]**

- 7**      A    Explain voltage boots trapping with an example?      **[7M]**
- B    Write a short note on High performance Dynamic CMOS circuits?      **[7M]**
- 8**      A    Explain the principle of NAND gate flash memory with a neat diagram?      **[7M]**
- B    Compare the SRAM and DRAM?      **[7M]**

.....



**MALLA REDDY COLLEGE OF ENGINEERING & TECHNOLOGY****(Autonomous Institution – UGC, Govt. of India)****M.Tech I Year I Semester Regular/Supplementary Examinations, June :  
CMOS Digital IC Design****(VLSI&ES)**

|                |  |  |  |  |  |  |  |  |  |  |
|----------------|--|--|--|--|--|--|--|--|--|--|
| <b>Roll No</b> |  |  |  |  |  |  |  |  |  |  |
|----------------|--|--|--|--|--|--|--|--|--|--|

**Time: 3 hours****Max. Marks: 70**Answer Any **Five** Questions

All Questions carries equal marks.

\*\*\*

- 1    A    What are the criteria for voltage threshold for high level and low level in NMOS inverter characteristics? Explain. **[7M]**  
       B    Explain the DC noise margin of CMOS logic? **[7M]**
  
- 2    A    Explain the voltage transfer characteristics of a CMOS inverter with a neat diagram? **[7M]**  
       B    Define Threshold Voltage. Express threshold voltage and discuss the dependency of  $V_T$  on various parameters? **[7M]**
  
- 3    A    Design and implement AOI and OIA gates using CMOS? **[7M]**  
       B    With the aid of necessary expressions explain the design CMOS NAND2 gate. **[7M]**
  
- 4    A    Explain the propagation delay and power consumption issues of CMOS gate? **[7M]**

- B Design and implement CMOS full adder circuit? [7M]
- 5 A Draw the logic diagram of a CMOS clocked SR flip-flop and explain with the help of a truth table? [7M]
- B Differentiate static and dynamic latches? [7M]
- 6 A Draw the D latch by using CMOS logic and explain its operation in detail? [7M]
- B Write a short note on Clocked latch? [7M]
- A Explain voltage bootstrapping with an example? [7M]
- 7 B Write a short note on High performance Dynamic CMOS circuits? [7M]
- 8 A Describe the leakage currents in SRAM cell? [7M]
- B Draw and explain the operation of a single bit dynamic RAM cell? [7M]

\*\*\*\*\*

**MALLA REDDY COLLEGE OF ENGINEERING & TECHNOLOGY****(Autonomous Institution – UGC, Govt. of India)****M.Tech I Year I Semester Regular Examinations, July 2021****CMOS Digital IC Design****(VLSI&ES)**

|                |  |  |  |  |  |  |  |  |  |  |
|----------------|--|--|--|--|--|--|--|--|--|--|
| <b>Roll No</b> |  |  |  |  |  |  |  |  |  |  |
|----------------|--|--|--|--|--|--|--|--|--|--|

**Time: 3 hours****Max. Marks: 70**Answer Any **Five** Questions

All Questions carries equal marks.

\*\*\*

- 1 Develop 2 Input NOR gate by Pseudo NMOS Logic and perform its functional verification by using functional verification table. **[14M]**
- 2 Perform the Rise time and Fall time analysis of Pseudo NMOS logic with one example. **[14M]**
- 3 Sketch the circuit schematic of OAI operation using NMOS logic and Explain its working. **[14M]**
- 4 Realize one bit full adder using CMOS logic and explain its working. **[14M]**
- 5 Explain Clocked SR Flip Flop operation using appropriate circuit diagram. **[14M]**

- 6 Compare Latches and Flip- Flops and list the drawbacks of SR Latch, [14M]  
how those can be overcome by D Latch
- 7 Realize Edge triggered D-Flip-Flop using Transmission gates and [14M]  
explain its operation.
- 8 Draw the DRAM cell and explain its Read and Write operation and [14M]  
compare DRAM cell with SRAM cell

.....

**MALLA REDDY COLLEGE OF ENGINEERING &  
TECHNOLOGY**

(Autonomous Institution – UGC, Govt. of India)

**M.Tech I Year I Semester Supplementary Examinations,  
December 2021**

**CMOS Digital IC Design**

**(VLSI&ES)**

|                |  |  |  |  |  |  |  |  |  |  |
|----------------|--|--|--|--|--|--|--|--|--|--|
| <b>Roll No</b> |  |  |  |  |  |  |  |  |  |  |
|----------------|--|--|--|--|--|--|--|--|--|--|

**Time: 3 hours**

**Max. Marks: 70**

**Note:** This question paper Consists of 5 Sections. Answer **FIVE** Questions, Choosing ONE Question from each SECTION and each Question carries 14 marks.

\*\*\*

**SECTION-I**

- 1** Compare CMOS logic Inverter and Pseudo NMOS Logic inverter; list the drawbacks of Pseudo NMOS Logic over CMOS logic. **[14M]**

OR

- 2** Realize 3 Input NAND gate by Pseudo NMOS Logic and perform its functional verification by using functional verification table. **[14M]**

**SECTION-II**

- 3** Develop a 2 X 1 Multiplexer using Transmission gates and interpret its operation using different input combinations. **[14M]**

OR

- 4** Sketch the circuit schematic of AOI using NMOS logic and explain its operation. **[14M]**

### SECTION-III

- 5** What are the characteristics of SR Latch? Realize basic SR latch using CMOS logic. **[14M]**

OR

- 6** Develop Clocked latch and explain its functionality. **[14M]**

## SECTION-IV

- 7** Realize CMOS Dynamic Latch using transmission gate and explain the Set and Reset conditions of the Latch. **[14M]**

OR

- 8** Explain about Synchronous dynamic pass transistor circuit with an example. **[14M]**

## SECTION-V

- 9 Draw the SRAM cell and explain its Read and Write operation. [14M]

OR

- 10** Explain about Leakage currents in DRAM cell and explain why refreshment is needed periodically. **[14M]**

\*\*\*\*\*

**MALLA REDDY COLLEGE OF ENGINEERING & TECHNOLOGY****(Autonomous Institution – UGC, Govt. of India)****M.Tech I Year - I Semester Regular/Supplementary Examinations,  
January-2020****CMOS Digital Integrated Circuit Design****(VLSI&ES)**

|                |  |  |  |  |  |  |  |  |  |  |
|----------------|--|--|--|--|--|--|--|--|--|--|
| <b>Roll No</b> |  |  |  |  |  |  |  |  |  |  |
|----------------|--|--|--|--|--|--|--|--|--|--|

**Time: 3 hours****Max. Marks: 70**

**Note:** This question paper Consists of 5 Sections. Answer **FIVE** Questions, Choosing ONE Question from each SECTION and each Question carries 14 marks.

\*\*\*

**SECTION-I**

- 1 Define Threshold Voltage ( $V_{TH}$ ). Discuss the dependency of  $V_{TH}$  on various parameters. Explain the DC noise margin of CMOS logic. [14M]

OR

- 2 a) Explain in detail about voltage transfer characteristics of CMOS Inverter. [7M]  
b) Illustrate about pseudo NMOS logic gate. [7M]

**SECTION-II**

- 3 a) Design and explain the operation of 2 input NMOS NAND. [7M]  
b) Explain the procedure to design an adder circuit using CMOS logic. [7M]

OR

- 4 Design and implement AOI and OAI using CMOS. [14M]

**SECTION-III**

- 5      a) Draw the logic diagram of a CMOS clocked SR flip-flop and explain with the help of a truth table. [10M]  
b) Differentiate static and dynamic latches. [4M]

OR

- 6      a) Draw the D latch by using CMOS logic and explain its operation in detail. [8M]  
b) Write short notes SR latch in sequential MOS logic. [6M]

**SECTION-IV**

- 7      a) Discuss the transient analysis of CMOS Transmission gate by replacing it with resistor equivalent circuit. [8M]  
b) Design an EX-OR gate using Transmission gate Logic. [6M]

OR

- 8      a) Explain the concept of charge storage and charge leakage associated with pass transistor logic. [7M]  
b) Explain the speed and power dissipation in dynamic CMOS logic. [7M]

**SECTION-V**

- 9      Mention different types of RAM cells. Draw and explain the operation of a single bit dynamic RAM cell. [14M]

OR

- 10     a) Write about the leakage currents in SRAM. [7M]  
b) Explain the principle of NAND flash memory with a neat diagram. [7M]

\*\*\*\*\*



**MALLA REDDY COLLEGE OF ENGINEERING &  
TECHNOLOGY**

(Autonomous Institution – UGC, Govt. of India)

**M.Tech I Year I Semester Supplementary Examinations,  
October/November 2020**

**CMOS Digital Integrated Circuit Design**

**(VLSI&ES)**

|                |  |  |  |  |  |  |  |  |  |  |
|----------------|--|--|--|--|--|--|--|--|--|--|
| <b>Roll No</b> |  |  |  |  |  |  |  |  |  |  |
|----------------|--|--|--|--|--|--|--|--|--|--|

**Time: 2 hours**

**Max. Marks: 70**

Answer Any **Four** Questions

All Questions carries equal marks.

\*\*\*

- 1      a) Derive expression for  $V_{OL}$ ,  $V_{OH}$ ,  $V_{IL}$  &  $V_{IH}$  of CMOS inverter.  
b) Explain and derive the necessary DC region equations of a CMOS inverter.
- 2      Describe about (i) Pseudo NMOS logic gate and (ii) Dynamic pass transistor
- 3      Design and implement CMOS full adder circuit.
- 4      Realize NMOS complex logic gates using the Boolean function  $Z=A(D+C)+BE$ .
- 5      a) Draw the D latch by using CMOS logic and explain its operation in detail.

- b) Write short notes on SR latch in sequential MOS logic.
- 6 a) Discuss about the behaviour of bi-stable elements.  
b) Elaborate on edge triggered flipflop.
- 7 Explain voltage boots trapping with an example.
- 8 c) Explain the principle of NOR gate flash memory with a neat diagram.  
d) Compare the SRAM and DRAM.

\*\*\*\*\*

Code No: **R18D6810****MALLA REDDY COLLEGE OF ENGINEERING & TECHNOLOGY****(Autonomous Institution – UGC, Govt. of India)****M.Tech I Year I Semester Supplementary Examinations, February/March 20****CMOS Digital Integrated Circuit Design****(VLSI&ES)**

|                |  |  |  |  |  |  |  |  |  |  |
|----------------|--|--|--|--|--|--|--|--|--|--|
| <b>Roll No</b> |  |  |  |  |  |  |  |  |  |  |
|----------------|--|--|--|--|--|--|--|--|--|--|

**Time: 2 hours 30 min****Max. Marks: 70**Answer Any **Five** Questions

All Questions carries equal marks.

**\*\*\***

- |            |  |             |
|------------|--|-------------|
| <b>1 a</b> | What is threshold voltage? Discuss about Inverter threshold voltage.                 | <b>[7M]</b> |
| <b>1 b</b> | Realize the XOR gate by using the Pseudo NMOS logic.                                 | <b>[7M]</b> |
| <b>2 a</b> | What is CMOS? Explain the CMOS Inverter logic.                                       | <b>[7M]</b> |
| <b>2 b</b> | Derive the expression for Gain at gate threshold voltage.                            | <b>[7M]</b> |
| <b>3 a</b> | Summarize the CMOS NAND gate.  | <b>[7M]</b> |
| <b>3 b</b> | Realize the following Boolean expression $Y = AB + BC + CA$ by using CMOS gates.     | <b>[7M]</b> |
| <b>4 a</b> | Realize the 2 to 1 multiplexer by using Transmission gates.                          | <b>[7M]</b> |
| <b>4 b</b> | Realize the following Boolean expression $Y = (A+B) (B+C) (C+A)$ by using AOI gates. | <b>[7M]</b> |
| <b>5 a</b> | What do you mean by bistable element? Describe the behavior of bistable elements     | <b>[7M]</b> |
| <b>5 b</b> | Discuss the NAND2 based CMOS SR latch with suitable diagram                          | <b>[7M]</b> |
| <b>6 a</b> |  | <b>[7M]</b> |

Draw the clocked NOR based SR latch and explain.

**R15**

**6 b** Explain the CMOS implementation of D latch.

**7 a**

**[7M]**

Draw the dynamic bootstrapping arrangement and explain.

**8 b** Describe the Cascaded domino CMOS logic gates.

**[7M]**

Explain the leakage currents in SRAM cell.

**8 a**

**[7M]**

**8b** Sketch the DRAM cell and explain.

**[7M]**

\*\*\*\*\*

Code No: **R15D6807**

## MALLA REDDY COLLEGE OF ENGINEERING & TECHNOLOGY

(Autonomous Institution – UGC, Govt. of India)

**M.Tech I-Year - I Semester Supplementary Examinations, Dec-18/Jan-19**

### CMOS Digital Integrated Circuit Design (VLSI&ES)

|                |  |  |  |  |  |  |  |  |  |  |
|----------------|--|--|--|--|--|--|--|--|--|--|
| <b>Roll No</b> |  |  |  |  |  |  |  |  |  |  |
|----------------|--|--|--|--|--|--|--|--|--|--|

**Time: 3 hours**

**Max. Marks: 75**

**Note:** This question paper Consists of 5 Sections. Answer **FIVE** Questions, Choosing ONE Question from each SECTION and each Question carries 15 marks.

\*\*\*\*\*

|  |  |  | Marks | CO | Blooms Level |
|--|--|--|-------|----|--------------|
|--|--|--|-------|----|--------------|

#### SECTION-I

|             |    |  |             |            |          |
|-------------|----|--|-------------|------------|----------|
| <b>Q.1.</b> | a) | Determine Pull up to Pull down ratio for an NMOS Inverter?   | <b>[8M]</b> | <b>CO1</b> | <b>2</b> |
|             | b) | How MOS inverters connected in cascade can drive large capacitive loads?                                   | <b>[7M]</b> | <b>CO1</b> | <b>2</b> |
|             |    | <b>OR</b>  |             |            |          |
| <b>Q.2.</b> | a) | What are the criteria for voltage threshold for high level and low level in NMOS inverter characteristics? | <b>[8M]</b> | <b>CO2</b> | <b>2</b> |

|  |    |  |      |  |  |
|--|----|--|------|--|--|
|  | b) | Write a short notes on Pseudo NMOS logic gate? | [7M] |  |  |
|--|----|--|------|--|--|

### SECTION-II

|             |    |   |       |            |          |
|-------------|----|---|-------|------------|----------|
| <b>Q.3.</b> | a) | Explain and derive necessary DC region equations of CMOS inverter?  | [10M] | <b>CO3</b> | <b>2</b> |
|             | b) | Consider a CMOS inverter circuit with following parameters:<br>$V_{DD}=3.3V, V_{TO.N}=0.6V, V_{TO.P}=-0.7V, K_N=200\mu A/V^2, K_P=80\mu A/V^2$ . Calculate noise margins of circuit | [5M]  |            |          |
|             |    | <b>OR</b>   |       |            |          |
| <b>Q.4.</b> | a) | Draw and Explain Voltage transfer characteristics of CMOS inverter with relevant expressions?   | [10M] | <b>CO2</b> | <b>4</b> |
|             | b) | Explain 2 Input NOR gate with depletion NMOS loads. Calculate output high voltage and output low voltage?   | [5M]  |            |          |

### SECTION-III

|             |    |   |       |            |          |
|-------------|----|---|-------|------------|----------|
| <b>Q.5.</b> | a) | Explain Pseudo NMOS implementation of OAI gate  | [10M] | <b>CO3</b> | <b>2</b> |
|             | b) | Explain the behaviour of the two inverter basic bistable element                          | [5M]  | <b>CO3</b> | <b>2</b> |
|             |    | <b>OR</b>   |       |            |          |
| <b>Q.6.</b> | a) | Design a CMOS Full adder and Explain its operation using input and output waveforms       | [8M]  | <b>CO3</b> | <b>2</b> |
|             | b) | Explain how the implementations of AOI and OAI Complex CMOS gate topologies are different | [7M]  | <b>CO3</b> | <b>3</b> |

### SECTION-IV

|             |    |  |       |            |          |
|-------------|----|--|-------|------------|----------|
| <b>Q.7.</b> | a) | Explain dynamic CMOS transmission gate logic?  | [8M]  | <b>CO4</b> | <b>4</b> |
|             | b) | Explain the benefit of Domino CMOS?  | [7M]  | <b>CO4</b> | <b>4</b> |
|             |    | <b>OR</b>  |       |            |          |
| <b>Q.8.</b> |    | Explain dynamic circuit technique for overcoming threshold voltage drops in digital circuits | [15M] | <b>CO4</b> | <b>3</b> |

### SECTION-V

|             |    |   |       |            |          |
|-------------|----|---|-------|------------|----------|
| <b>Q.9.</b> | a) | Draw the circuit diagram of Dual Port Static RAM and explain its operation. | [10M] | <b>CO5</b> | <b>4</b> |
|-------------|----|---|-------|------------|----------|

|              |    |   |              |            |          |
|--------------|----|---|--------------|------------|----------|
|              | b) | Classify different types of memories in market.                                     | <b>[5M]</b>  |            |          |
|              |    | <b>OR</b>   |              |            |          |
| <b>Q.10.</b> | a) | Draw the functional diagram of 256-Mb Synchronous DRAM and explain all the signals. | <b>[10M]</b> | <b>CO5</b> | <b>5</b> |
|              | b) | What are the advantages and disadvantages of DRAM over SRAM                         | <b>[5M]</b>  |            |          |

**MALLA REDDY COLLEGE OF ENGINEERING & TECHNOLOGY****(Autonomous Institution – UGC, Govt. of India)****M.Tech I-Year - I Semester Supplementary Examinations, Dec-18/Jan-19****CMOS Digital Integrated Design  
(VLSI&ES)**

|                |  |  |  |  |  |  |  |  |  |  |
|----------------|--|--|--|--|--|--|--|--|--|--|
| <b>Roll No</b> |  |  |  |  |  |  |  |  |  |  |
|----------------|--|--|--|--|--|--|--|--|--|--|

**Time: 3 hours****Max. Marks: 70**


**Note:** This question paper Consists of 5 Sections. Answer **FIVE** Questions, Choosing ONE Question from each SECTION and each Question carries 14 marks.

\*\*\*\*\*

|  |  |  | Marks | CO | Blooms Level |
|--|--|--|-------|----|--------------|
|--|--|--|-------|----|--------------|

**SECTION-I**

|             |    |   |             |            |          |
|-------------|----|---|-------------|------------|----------|
| <b>Q.1.</b> | a) | Draw the circuit diagram of a Pseudo NMOS inverter and CMOS inverter and compare them                                 | <b>[7M]</b> | <b>CO1</b> | <b>2</b> |
|             | b) | Realize the logic circuit of an ex-or gate using Pseudo NMOS logic  | <b>[7M]</b> | <b>CO1</b> | <b>2</b> |
| <b>OR</b>   |    |   |             |            |          |
| <b>Q.2.</b> | a) | Derive the inverter switching threshold voltage, output high voltage and output low voltage of a pseudo NMOS inverter | <b>[7M]</b> | <b>CO2</b> | <b>2</b> |
|             | b) | Replace the pull down network (in the circuit shown) by a single equivalent transistor                                | <b>[7M]</b> |            |          |

**SECTION-II**

|             |    |  |      |            |          |
|-------------|----|--|------|------------|----------|
| <b>Q.3.</b> | a) | Draw the circuit diagram of a 2-input NAND gate with NMOS load and derive its output low voltage.                                  | [7M] | <b>CO3</b> | <b>2</b> |
|             | b) | Sketch the CMOS circuit (with both pullup and pull down network) for realizing the Boolean expression<br>$Z' = A(D+E) + BC$        | [7M] |            |          |
|             |    | <b>OR</b>  |      |            |          |
| <b>Q.4.</b> | a) | Draw the circuit diagram of a 2-input CMOS NOR gate and its sample layout (indicating all the layers and their annotation clearly) | [7M] | <b>CO2</b> | <b>4</b> |
|             | b) | Sketch the complementary pass transistor logic implementation of a NAND2 and NOR2 gate   | [7M] |            |          |

### **SECTION-III**

|             |    |   |      |            |          |
|-------------|----|---|------|------------|----------|
| <b>Q.5.</b> | a) | Describe the electrical behavior of bistable element and its potential applications                                       | [7M] | <b>CO3</b> | <b>2</b> |
|             | b) | Sketch the block diagram, gate level schematic and CMOS implementation of a D-Latch. Also explain its operation           | [7M] | <b>CO3</b> | <b>2</b> |
|             |    | <b>OR</b>   |      |            |          |
| <b>Q.6.</b> | a) | Draw the block diagram, gate level schematic, CMOS schematic and truth table of SR Latch using NOR2 gates                 | [7M] | <b>CO3</b> | <b>2</b> |
|             | b) | Draw the block diagram, gate level schematic, AOI NAND-based implementation of clocked SR latch and explain its operation | [7M] | <b>CO3</b> | <b>3</b> |

### **SECTION-IV**

|             |    |   |       |            |          |
|-------------|----|---|-------|------------|----------|
| <b>Q.7.</b> | a) | Distinguish between static logic gates and dynamic logic gates with an example                            | [14M] | <b>CO4</b> | <b>4</b> |
|             | b) | Describe the cascading problem in dynamic logic gates (with neat circuit diagrams and suggest a solution) |       |            |          |
|             |    | <b>OR</b>   |       |            |          |
| <b>Q.8.</b> | a) | With a neat sketch explain the operation of a voltage bootstrapping circuit                               | [7M]  | <b>CO4</b> | <b>3</b> |
|             | b) | Explain in detail about dynamic CMOS circuit techniques.  | [7M]  |            |          |

### **SECTION-V**

|              |    |  |      |            |          |
|--------------|----|--|------|------------|----------|
| <b>Q.9.</b>  | a) | Classify semiconductor memories and distinguish between SRAM and DRAM memories                                 | [7M] | <b>CO5</b> | <b>4</b> |
|              | b) | Draw the circuit diagram and explain the operation of a 1-bit SRAM cell in both read and write modes           | [7M] |            |          |
|              |    | <b>OR</b>  |      |            |          |
| <b>Q.10.</b> | a) | Draw the circuit diagram of a 4-bit X 4-bit NOR based RAM array and explain the operation with its truth table | [7M] | <b>CO5</b> | <b>5</b> |
|              | b) | With a neat sketch explain the operation of a three transistor 1-bit DRAM cell                                 | [7M] |            |          |