Embedded System Design

(R22D6802)

QUESTION BANK

M.TECH (I YEAR – I SEM) (2023-24)

Department of Electronics and Communication Engineering



MALLA REDDY COLLEGE OF ENGINEERING & TECHNOLOGY (Autonomous Institution - UGC, Govt. of India)

Recognized under 2(f) and 12 (B) of UGC ACT 1956
(Affiliated to JNTUH, Hyderabad, Approved by AICTE - Accredited by NBA & NAAC – 'A' Grade - ISO 9001:2015 Certified)
Maisammaguda, Dhulapally (Post Via. Kompally), Secunderabad – 500100, Telangana State, India



Code No: R22D6802

MALLA REDDY COLLEGE OF ENGINEERING & TECHNOLOGY

(Autonomous Institution – UGC, Govt. of India)

M.Tech I Year I Semester Supplementary Examinations, August 2023 Embedded System Design

(VLSI&ES)

| | • • | - | <i>J</i> | | | |
|---------|-----|---|----------|--|--|--|
| Roll No | | | | | | |
| | | | | | | |
| | | | | | | |

Time: 3 hours Max. Marks: 60

Note: This question paper contains two parts A and B

Part A is compulsory which carries 10 marks and Answer all questions.

Part B Consists of 5 SECTIONS (One SECTION for each UNIT). Answer **FIVE** Questions, Choosing ONE Question from each SECTION and each Question carries 10 marks.

PART-A (10 Marks)

(Write all answers of this PART at one place)

| 1 | Α | Write the ARM nomenclature. | [1M] |
|---|--------------|--|------------|
| | В | Compare ARM 10 and ARM 11 families with respect to Pipeline | [1M] |
| | | depth and MIPS. | |
| | C | What is SWI? Write its syntax. | [1M] |
| | D | Draw the <i>psr</i> byte fields. | [1M] |
| | \mathbf{E} | Illustrate the decoding of simple Thumb ADD instruction into an | [1M] |
| | | equivalent ARM ADD instruction. | |
| | F | Summarize the accessibility of Thumb registers. | [1M] |
| | G | Mention the rules that generate an efficient structure. | [1M] |
| | Н | Illustrate the functional view of pipeline executing in ARM state. | [1M] |
| | I | Compare MPU and an MMU. | [1M] |
| | J | What are the possible entries used in L2 page table? | [1M] |
| | | PART-B (50 Marks) | |
| | | SECTION-I | |
| 2 | A | Discuss the ARM design philosophy. | [5M] |
| | В | What are ARM Processor Families? Explain. | [5M] |
| | | OR | |
| 3 | A | Write a note on Interrupts and Vector Table. | [5M] |
| | В | Explain the ARM pipeline executing characteristics. | [5M] |
| | | SECTION-II | |
| 4 | A | With coding examples, explain the conditional execution of ARM | [5M] |
| | | instructions. | |
| | В | What are load-store instructions? Explain. | [5M] |
| | | OR | |
| 5 | A | Explain the arithmetic instructions with code examples. | [5M] |
| | В | What are branch instructions? Explain. | [5M] |
| | | SECTION-III | - - |
| 6 | A | List the complete thumb instructions available in the | [5M] |
| | | THUMBv2architecture and describe them. | |

| | В | Write the syntax of thumb data processing instructions and give two code examples of the same. | [5M] |
|----|---|---|------|
| | | OR | |
| 7 | A | What are multiple register load-store instructions? Explain with examples. | [5M] |
| | В | What is Software Interrupt Instruction? Explain with codeexamples. SECTION-IV | [5M] |
| 8 | A | Write an example code to create a Queue Structure and to reduce the number of function arguments. | [5M] |
| | В | How to call functions efficiently? Give suitable code examples. OR | [5M] |
| 9 | A | How can you improve performance by scheduling of load instructions? | [5M] |
| | В | How to allocate variables to register numbers? Explain. SECTION-V | [5M] |
| 10 | A | Discuss the cache policies that determine the operation of a cache. | [5M] |
| | В | Write a note on Flushing and cleaning cache memory. OR | [5M] |
| 11 | A | Explain briefly the software configuration and control components in the MMU. | [5M] |
| | В | What are various page tables used by the MMU? Explain briefly about L1 page table. | [5M] |
| | | | |

Code No: **R20D6802**

MALLA REDDY COLLEGE OF ENGINEERING & TECHNOLOGY

(Autonomous Institution – UGC, Govt. of India)

M.Tech I Year I Semester Supplementary Examinations, August 2023 Embedded System Design

(VLSI&ES)

| | • • | - | <i></i> | | | |
|---------|-----|---|---------|--|--|--|
| Roll No | | | | | | |
| | | | | | | |

Time: 3 hours Max. Marks: 70

Note: This question paper Consists of 5 Sections. Answer **FIVE** Questions, Choosing ONE Question from each SECTION and each Question carries 14 marks.

| | | <u> </u> | |
|---|---|---|---------------------|
| | | SECTION-I | |
| 1 | A | Justify ARM instructions set is suitable for embedded applications? | [7M] |
| | В | What is an Exception? list out the functions of a vector table when | [7M] |
| | | Exception occurs? | |
| 2 | ٨ | OR | [/7] N /[] |
| 2 | A | Describe the ARM Nomenclature? | [7M] |
| | В | Explain briefly the core Extensions of ARM? | [7M] |
| _ | | SECTION-II | |
| 3 | A | What is the role of Barrel shifter and ALU in Data processing instruction? | [7M] |
| | В | With an example, Explain swap instructions? | [7M] |
| | | OR | F#3 #3 |
| 4 | A | Write about software interrupt instructions? | [7M] |
| | В | Explain about three attributes that is preserved while handling a checked stack | [7M] |
| | | SECTION-III | |
| 5 | A | Explain the method for linking ARM and thumb code | [7M] |
| | В | Explain various data processing instruction with their syntax | [7M] |
| | | OR | |
| 6 | A | Differentiate between variations of branch instructions | [7M] |
| | В | Write short note on single register load store instruction. | [7M] |
| | | SECTION-IV | |
| 7 | A | Write the code that creates a queue structure and passes this to function | [7M] |
| | | to reduces no. of function arguments and compile it' | |
| | В | Write a code that identifies a C as vowel and letter. | [7M] |
| | | OR | |
| 8 | A | Write a assembly code which uses preload method to the string to lower | [7M] |
| | | the function | |
| | В | Write a short note on APCS and ATPCS | [7M] |
| | | SECTION-V | |
| 9 | A | Explain the basic Architecture of 4KB cache memory? | [7M] |
| | В | How main memory maps to direct mapped cache? | [7M] |

OR

| 10 | A | Explain different controls to manage a task's access permission to | [7M] |
|----|---|--|---------------|
| | | memory? | |
| | В | How the FCSE uses page tables and domains? Explain | [7M] |
| | | *** | |

Code No: R20D6802

1

MALLA REDDY COLLEGE OF ENGINEERING & TECHNOLOGY

(Autonomous Institution – UGC, Govt. of India)

M.Tech I Year I Semester Supplementary Examinations, November 2022 Embedded System Design

(VLSI&ES)

| Roll No | | | | | |
|---------|--|--|--|--|--|
| | | | | | |

Time: 3 hours Max. Marks: 70

Answer Any **Five** Questions

All Questions carries equal marks.

A With a neat diagram explain the different hardware components of an embedded [7M]

| | | device based on ARM core. |] |
|---|---|--|----------|
| | В | Give different applications of ARM processors. | [7M] |
| 2 | A | What are interrupts or exceptions? How are they handled in ARM processors? | [7M] |
| | В | Define the architectural inheritance of ARM processor and explain | [7M] |
| 3 | Α | Which are the different features of ARM instruction set that make it suitable for embedded applications. | [7M] |
| | В | Which are the different conditional flags of ARM processor. | [7M] |
| 4 | Α | Examine the implementation of branch, call and return instructions in ARM instruction set. | [7M] |
| | В | Write a program to find the product of two numbers? | [7M] |

| 5 | Α | Explain ARM core dataflow model with a neat diagram. | [7M |
|---|---|--|-----------|
| | В | Briefly explain the software interrupt instruction. | [7M] |
| 6 | | Write ARM data processing Instructions. | [14 M] |
| 7 | Α | Formulate necessary code using ARM assembly language program for creating a delay? | [7M] |
| | В | Point out the factors that influence the efficiency of loops structure. | [7M] |
| 8 | Α | With neat sketches, explain in detail about shared memory communication and message passing mechanisms | [7M] |
| | В | Explain the mapping between virtual and physical address spaces using translation table. | [7M] |
| | | | |

Code No: R20D6802 R20

MALLA REDDY COLLEGE OF ENGINEERING & TECHNOLOGY

(Autonomous Institution – UGC, Govt. of India)

M.Tech I Year I Semester Regular/Supplementary Examinations 2022

Embedded System Design

(VLSI&ES)

| Roll No | | | | | | |
|------------|--|--|--|---|-------|-------|
| | | | | | | |
| e: 3 hours | | | | M | ax. N | 1arks |

All Questions carries equal marks.

| 1 | A B | What are interrupt controllers available in ARM Processor? Explain it. Explain ARM pipeline with 3,5,6 stages. | [7M] [7M] |
|---|--------|---|--------------|
| 2 | A B | With a neat diagram explain the different general-purpose registers of ARM processors. Explain current program status register (CPSR) with neat diagram. | [7M] |
| 3 | Α | Discuss the instruction set of ARM processor with examples? | [7M] |
| | В | Explain PSR Instructions with examples. | [7M] |
| 4 | Α | With relevant ARM instructions, explain the various forms of base-plus offset addressing. | [7M] |
| | В | Explain briefly the data processing instructions for ARM processor. | [7M] |

| 5 | Α | Differentiate ARM and Thumb instruction set features. | [7M] |
|---|---|---|-------|
| | В | Explain Multiple – Register of Load-Store Instructions. | [7M] |
| 6 | | Write ARM assembly language code that handles a breakpoint. It should save the necessary registers, call a subroutine to communicate with the host, and upon return from the host, cause the break pointed instruction to be properly executed. | [14M] |
| 7 | Α | Conclude on Optimizing the assembly code in ARM processor. | [7M] |
| | В | Analyze the structure arrangement in programming ARM processor. | [7M] |
| 8 | A | Briefly explain about co-operative multitasking and pre- emptive multitasking. Bring out the difference between these two contexts switching techniques. | [7M] |
| | В | Discuss the role of LI and L2 cache memories in ARM processor. | [7M] |

R20 Code No: **R20D6802**

MALLA REDDY COLLEGE OF ENGINEERING & TECHNOLOGY

(Autonomous Institution – UGC, Govt. of India)

M.Tech I Year I Semester Regular Examinations, July 2021

Embedded System Design

(VLSI&ES)

| Roll No | | | | | | | | | | |
|----------------|--|--|--|--|--|--|--|--|--|--|
| | | | | | | | | | | |
| Max. Marks: 70 | | | | | | | | | | |

Time: 3 hours Max. Marks: 70

Answer Any Five Questions

- All Questions carries equal marks. *** Discuss the ARM7-3 Stage pipeline, ARM9-5 Stage pipeline, ARM10-6 Stage [14] 1 pipeline process with an example. [141 2 Explain the various ARM families and their features. 3 (a). Describe the ARM arithmetic instructions with an example. [71 (b). How the branch instructions in ARM programming used to change the flow of [71 execution with an example? [71 4 (a). How to control the Program Status Register(PSR) instruction? (b). With an example explain, how to increase the performance and code density of ARM [71 using conditional execution instructions.
- 5 List and explain the Thumb register instructions.
- 6 Explain the Single Register and Multi Register Load Store instructions in thumb mode of ARM programming.
- 7 (a). Discuss the ARM9TDMI pipelining timings in ARM state.

[14]

[14]

[71

- (b). Elaborate process of the instruction load scheduling by Preloading, Unrolling
- **8** (a). How the main memory maps to a direct memory mapped (MMU) cache with schematics.
 - (b). Explain the context switch for write policy of the cache controller.

Code No: **R18D6803**


MALLA REDDY COLLEGE OF ENGINEERING & TECHNOLOGY

(Autonomous Institution – UGC, Govt. of India)

M.Tech I Year I Semester Supplementary Examinations, February/M 2021

Embedded System Design

(VLSI&ES)



Time: 2 hours 30 min Max.

Marks: 70

Answer Any **Five** Questions

All Questions carries equal marks.

| 1 | a) Explain architectural features of ARM processor. | [7M] |
|---|---|--------|
| | b) Describe ARM programmer's model with a neat sketch | [7M] |
| | illustrating its visible registers. | [7141] |
| 2 | a) Write a short note on ARM development tools. | [7M] |
| | b) Summarize the ARM instruction set for Embedded Systems. | [7M] |
| 3 | a) Discuss about ARM multiple register data transfer instructions | [7M] |
| | along with the syntax formats. b)Discuss about single-Register transfer load store instructions with syntax | [7M] |
| 4 | a) Describe the conditional execution of ARM instructions with | [7M] |
| | examples. | [7M] |

instructions. 5 a) Illustrate the ARM-Thumb internetworking with suitable example. [7M] b) Explain Multiple-Register load store instructions with syntax. [7M] 6 a) Summarize the ARM-Thumb Register usage and explain how we [7M] can access its registers in thumb state. b) Tabulate the ARM-Thumb Move, Shift, Comparison and Multiply [7M] instructions with syntax. 7 a) Discuss about the ARM C compiler and its optimization [7M] techniques. [7M] b)Describe inline functions and inline assembly 8 a) Differentiate between memory protection unit(MPU) and [7M] memory management unit(MMU). b) Explain about caches and write buffer and write the procedure to [7M] configure cache and write buffer for a page.

b) Explain about Barrel shifter and its operation for data processing

Code No: R18D6803

MALLA REDDY COLLEGE OF ENGINEERING & TECHNOLOGY

(Autonomous Institution – UGC, Govt. of India)

M.Tech I Year - I Semester Regular/Supplementary Examinations, January-2020 Embedded System Design

(VLSI&ES)

| Roll No | | | | | |
|---------|--|--|--|--|--|
| | | | | | |

Time: 3 hours Max. Marks: 70

Note: This question paper Consists of 5 Sections. Answer **FIVE** Questions, Choosing ONE Question from each SECTION and each Question carries 14 marks.

SECTION-I

a) Discuss about various types of ARM Registers.

[7M]

b) Describe about the instruction pipeline.

[7M]

OR

a) Explain about the interrupts and vector table of ARM.

[7M]

b) Explain about the architecture revision.

[7M]

SECTION-II

a) Explain about the addressing modes of ARM.

[7M]

b) With a suitable example, explain about the PSR instructions.

[7M]

OR

Why do we use controllers in embedded systems? Explain the [14M] instruction set of ARM programming model-1.

SECTION-III

| 5 | a) What is the difference between instruction set and thumb instruction set? | [7M] |
|----|--|-------|
| | b) Explain about the Branch instructions and register usage instructions. | |
| | mstractions. | [7M] |
| | OR | |
| 6 | a) Discuss about Software Interrupt Instructionsb) Explain about Single-Register and Multi Register Load-Store Instructions | [6M] |
| | | [8M] |
| | <u>SECTION-IV</u> | |
| 7 | a) Explain about the conditional execution and loops in ARM programming with a suitable example. | [7M] |
| | b) With a suitable example, explain about the assembly code | |
| | using instruction scheduling in ARM programming. | • |
| | | [7M] |
| | OR | |
| 8 | a) Explain about ARM programming with one example. | [7M] |
| | b) Describe about the integer and floating point with a suitable example. | [7M] |
| | CECTION V | |
| _ | SECTION-V | • |
| 9 | a) Explain about the Memory management unit and page tables. | [7M] |
| | b) Explain about the cashe architecture in memory management. | [7M] |
| | OR | |
| 10 | Write a short notes on | |
| | (i) Context switch and Register allocation | [7 M] |
| | (ii) Flushing and cashes | [7 M] |
| | ***** | |

Code No: R17D9303

MALLA REDDY COLLEGE OF ENGINEERING & TECHNOLOGY

(Autonomous Institution – UGC, Govt. of India)

M.Tech I Year I Semester Supplementary Examinations, October/November 2020

Embedded System Design

(VLSI&ES)

Time: 2 hours Max. Marks: 70

Answer Any Four Questions

All Questions carries equal marks.

- a) What is meant by ARM? Explain the ARM design philosophy.
 - b) Explain the different types of ARM processor families.
- a) With a suitable example explain about the pipeline of ARM.
 - b) Draw the CPSR format of ARM and explain with each bit in detail.
- What is meant by ARM, explain the instruction set of ARM programming model-1.
- a) With a suitable example explain about the data processing instructions.
 - b) What is meant by PSR, why we are using in embedded system design?
- a) What is meant by stack, explain with a suitable example
 - b) Discuss about the stack and software interrupt instructions in detail
- Discuss about instruction set and thumb instruction set of ARM Programming.
- a) Discuss about the assembly code using instruction scheduling in ARM programming with an example.
 - b) Elucidate about the pointers and structures of ARM programming
- 8 Write a short notes on
 - (iii) Cache Architecture and MMU
 - (iv) Page Tables and Translation

MALLA REDDY COLLEGE OF ENGINEERING & TECHNOLOGY

(Autonomous Institution – UGC, Govt. of India)

M.Tech I-Year - I Semester Supplementary Examinations, Dec-18/Jan-19

Embedded System Design (VLSI&ES & SSP)

| Roll No | | | | | |
|---------|--|--|--|--|--|
| | | | | | |

Time: 3 hours Max. Marks: 75

Note: This question paper Consists of 5 Sections. Answer **FIVE** Questions, Choosing ONE Question from each SECTION and each Question carries 15 marks.

| | | | Marks | СО | Blooms Level |
|------|----|--|-------|-----|-----------------|
| | | SECTION-I | | | |
| Q.1. | a) | With a neat sketch discuss ARM programming model. | [8M] | CO1 | 2 |
| | | b) What do you mean by pipelining? Briefly discuss about five stage pipeline in ARM. | | | |
| | b) | With a neat sketch discuss ARM programming model. b) What do you mean by pipelining? Briefly discuss about five stage pipeline in ARM. | [7M] | CO1 | 2 |
| | | OR | | | |
| Q.2. | | Explain how to measure the processor performance of an embedded hardware in detail and explain the major application areas of embedded system. | [15M] | CO2 | 2 |
| | | SECTION-II | | | |
| Q.3. | a) | Explain Load, store instructions with examples. | [10M] | CO3 | 2 |
| | b) | b) What is the primary difference between a load/store architecture and | | | |
| | | a register/memory architecture | [5M] | | |
| | | OR | | | |
| Q.4. | a) | What are the unique features of the ARM instruction set? Explain | [7M] | CO2 | 4 |
| | b) | Briefly explain the ARM data processing instructions in detail with suitable example | [8M] | | |
| | | SECTION-III | | | |
| Q.5. | | Explain processor modes of ARM7 , also specify different branch | | CO3 | 2 |
| | | instruction used to exchange branch from ARM mode to THUMB mode. | [15M] | | |

| | | | | OI | R | | | | | |
|------|----|-------------|------------|------------------|-------------------|----------|---------|-------|-----|---|
| Q.6. | | Draw the fo | ormat of A | RM data proces | ssing instruction | าร | | | CO3 | 2 |
| | | Explain the | various da | ata operations i | n ARM. | | | [15M] | | |
| | | | | SECTION | ON-IV | | | | | |
| Q.7. | a) | Explain | the | different | features | of | FPA10. | | CO4 | 4 |
| | | | | | | | | [8M] | | |
| | b) | Discuss th | e coproc | essor Register | transfer instr | uctions? | Why the | | CO4 | 4 |

SECTION-V

 $$\operatorname{\textbf{OR}}$$ Briefly explain the functions, pointers and structures using in ARM C

instruction cannot used for Register transfer of CP15 coprocessor.

Q.8.

programming

| | | <u>BECTION V</u> | | | |
|-------|----|---|-------|-----|---|
| Q.9. | a) | With a neat diagram discuss set associate cache and fully associative | [10M] | CO5 | 4 |
| | | cache. | | | |
| | | | | | |
| | b) | Elaborate advantages of having embedded memory on chip? How it is | | | |
| | , | useful in increasing the efficiency of the system. | [5M] | | |
| | | OR | | | |
| Q.10. | | What are the different types of memories used in embedded system | [15M] | CO5 | 5 |
| | | design? Explain each with examples. | | | |
| | | | | | |
| | | | | | |
| | 1 | | 1 | | |

[7M]

[15M]

CO4

3