Code No: **R15A0401**

MALLA REDDY COLLEGE OF ENGINEERING & TECHNOLOGY

(Autonomous Institution – UGC, Govt. of India)

II B.Tech I Semester Supplementary Examinations, April 2023 Electronic Devices and Circuits

(ECE & CSE)												
Roll No												

Time: 3 hours Max. Marks: 75

Note: This question paper contains two parts A and B

Part A is compulsory which carriers 25 marks and Answer all questions.

Part B Consists of 5 SECTIONS (One SECTION for each UNIT). Answer FIVE Questions, Choosing ONE Question from each SECTION and each Question carries 10 marks.

PART-A (25 Marks)

1).	a	Draw the ideal diode model for forward and reverse bias.	[2M]					
	b Compare the V-I Characteristics of Ideal diode and non-ideal diode.							
	c Draw the circuit diagram of half wave rectifier.							
	d	Draw the block diagram of the regulated power supply. Name the function	[3M]					
	0	of each block. Enumerate the operating regions of a transistor. In which regions it	[2M]					
	e	operates like a switch.	[211]					
	f	The operating point of a Class B amplifier is located at which portion in	[3M]					
		the load line. What is its maximum efficiency?						
	g	What do you mean by Thermal runaway?	[2M]					
	h	List out the advantages of self-biasing circuit?	[3M]					
i		Draw the drain characteristics of JFET	[2M]					
	j	Mention three different regions of operation of MOSFET. In which region	[3M]					
		MOSFET acts as resistor?						
	PART-R (50 MARKS)							

PART-B (50 MARKS) SECTION-I

Construct a PN-junction diode and illustrate the formation of the depletion region in a p-n junction. How does the width of this region change when the junction is: (i) Forward biased (ii) Reverse biased. At the temperature of 27°C, calculate the thermal voltage.

OR

3 Define static and dynamic resistance of a junction diode. Derive an **[10M]** expression for dynamic resistance.

SECTION-II

Consider the diode circuit shown in Fig. Sketch Vo if $Vi = 40 \sin \omega t$.

Indicate all voltage levels. Assume that all diodes are ideal.

OR

5 Explain the working principle and operation of centre tapped transformer [10M] based full wave rectifier.

SECTION-III

Draw and explain input and output characteristics of an NPN transistor in [10M] CE configuration. Suppose the base current is $100 \text{A} \mu \text{and} I_{\text{CO}}$ is 0.5 mA. Calculate the collector and emitter currents for CE configuration. Assume α =0.9.

OR


7 Develop hybrid model for transistor in CE configuration.

[10M]

SECTION-IV

8 Derive the expressions for operating point and stability factor of voltage [10M] divider bias method.

OR



to be short circuit.

SECTION-V

Explain the operation of N-channel enhancement MOSFET and draw its [10M] I_D-V_{DS}characteristics.

OR

Explain the transfer and drain characteristics of Junction Field Effect [10M] Transistor.
