Max. Marks: 70

Code No: **R20A0404**

Time: 3 hours

MALLA REDDY COLLEGE OF ENGINEERING & TECHNOLOGY

(Autonomous Institution – UGC, Govt. of India)

II B.Tech I Semester Supplementary Examinations, July/August 2023 Digital Logic Design

| (ECE) | | | | | | | | | | |
|---------|--|--|--|--|--|--|--|--|--|--|
| Roll No | | | | | | | | | | |

Note: This question paper Consists of 5 Sections. Answer FIVE Questions, Choosing ONE Question from each SECTION and each Question carries 14 marks. **SECTION-I** 1 Differentiate between combinational and sequential logic circuits. Α [7M] В Explain the operation of clocked JK flip flop with the help of truth table. [7M] 2 Construct a T flip flop using a SR flip flop and other logic gates. [7M] A Explain the operation of D flip flop with the help of logic diagram. Also В [7M] derive its characteristic equation. **SECTION-II** 3 Explain the analysis of sequential circuits in detail with an example. A [7M] A sequential circuit has two J-K flip-flops A and B and one input X. The В [7M] circuit is described by the following flip-flop input equations: $K_A \!\!= B' \quad J_B \!=\! X \quad K_B \! = A$ $J_A = X$ Derive the state equations A(t+1) and B(t+1) and draw the state diagram of the circuit OR Draw the logic diagram of 4-bit right shift register using D Flip-flops and 4 Α [7M] explain the operation. Design a 3 bit binary ripple counter and explain its operation. В [7M] **SECTION-III** Explain the keyword module with an example. 5 A [7M] Differentiate between synthesis and simulation. В [7M] OR What are the levels of abstraction in digital design? Expain with examples. 6 A [7M] В Explain in detail about the operators in Verilog. [7M] **SECTION-IV** Write short note on AND and OR gate primitives. 7 A [7M] Write Verilog code of 4-bit binary adder using full adder module. В [7M] Write Verilog code and test bench of 4 to 1 multiplexer using ternary 8 Α [7M] operator. В Explain continuous assignment structures with examples. [7M] **SECTION-V** 9 Explain initial construct with example. A [7M] Write Verilog code to model ALU. В [7M] OR Differentiate between blocking and nonblocking assignments with examples. 10 A [7M] В Design module of up counter and write test bench for the same. [7M]