MALLA REDDY COLLEGE OF ENGINEERING \& TECHNOLOGY (Autonomous Institution - UGC, Govt. of India)
II B.Tech II Semester Supplementary Examinations, April 2023
Switching Theory and Logic Design


Time: 3 hours
Max. Marks: 70
Note: This question paper Consists of 5 Sections. Answer FIVE Questions, Choosing ONE Question from each SECTION and each Question carries 14 marks.
***

## SECTION-I

1 Generate Hamming code for the given 11 bit message 10001110101 and rewrite the entire message with hamming code.

OR
2 Write the decimal numbers 9,6 and 3 in terms of the following weighted binary codes:
a) $4,2,2,1$
b) $8,4,2,1$

## SECTION-II

3 a) Prove that $\mathrm{AB}^{\prime} \mathrm{C}+\mathrm{B}+\mathrm{BD}^{\prime}+\mathrm{ABD}^{\prime}+\mathrm{A}^{\prime} \mathrm{C}=\mathrm{B}+\mathrm{C}$.
b) Expand minterms and maxterm $\mathrm{AB}^{\prime}+\mathrm{ABD}^{\prime}+\mathrm{A}+\mathrm{ABC}^{\prime} \mathrm{D}$

4 a) Simplify the following Boolean expression using K- map and implement them with NOR logic gates $F(A, B, C, D)=\Sigma m(1,3,7,11,15)+\mathrm{d}(0,2,5)$. b). Explain the Boolean algebra theorems and properties.

## SECTION-III

5 What is a full adder? Implement a full adder with multiplexers.
OR
6 a) Realize the expression $\mathrm{F}=\Sigma \mathrm{m}(0,1,3,5,8,11,12,14,15)$ using $8 \times 1$ MUX.
b) What is decoder? Implement 3:8 line decoder

## SECTION-IV

7 Explain master slave JK flipflop with neat timing diagram.
OR
8 a) What are the fundamentals of Sequential machine operation?
b) Discuss about binary cell in detail.

## SECTION-V

9 Design a synchronous counter to count the sequence 0-1-3-5-6-7 using JK FlipFlop.

OR
10 a) With a neat block diagram, explain the moore model of a clocked synchronous sequential circuit.
b) Illustrate partition techniques in sequential circuits.

