(ECE)

| Roll No |  |  |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Time: 3 hours
Max. Marks: 70
Note: This question paper Consists of 5 Sections. Answer FIVE Questions, Choosing ONE Question from each SECTION and each Question carries 14 marks.

## SECTION-I

$1 \quad \boldsymbol{A}$ Write short notes on
(a) Concurrency
(b) Simulation
(c) Synthesis

$$
\begin{gathered}
\boldsymbol{B} \text { Differentiate the scalars and vectors in verilog modules with examples. } \\
\text { OR }
\end{gathered}
$$

$2 \boldsymbol{A}$ Explain the following operators supported by Verilog HDL with examples.
i) Bitwise Operators
ii) Equality Operators
$\boldsymbol{B}$ Describe the following levels of design description: Circuit level, Gate level, ..... [8M] Data flow, Behavioral level.
SECTION-II
$3 \boldsymbol{A}$ Discuss about the array of instances and develop the verilog code for a byte[8M]comparator with relevant diagram
B Explain about the concurrent statements in data flow level. Give one example ..... [6M] to each one.

OR
$4 \boldsymbol{A}$ Write Verilog HDL source code for a data level description of 4 to 1multiplexer circuit. Draw the relevant logic diagram.

B Design a 4 bit parallel adder in Gate level modeling.

## SECTION-III

5 A Develop a verilog module of the D_FF module with asynchronous activehigh preset and clear through if- else construct.

B Explain disable construct with an example.

## OR

$6 \quad \boldsymbol{A} \quad$ Design a 8:1 Mux using case statement.
$\boldsymbol{B}$ Explain the blocking and non-blocking statements in Verilog with suitable ..... [7M]
example.

## SECTION-IV

$7 \quad \boldsymbol{A} \quad$ Develop a verilog module for a 2 -to-1 multiplexer using tri-state switches.
$\boldsymbol{B}$ Describe the CMOS switches operation in detail.
$8 \quad \boldsymbol{A}$ Prepare a verilog module for a CMOS NOR Gate

# B Discuss the regular and resistive switches in detail with primitive keywords and explain how the resistive switches differ from regular switches. 

## SECTION-V

$9 \boldsymbol{A}$ Differentiate between combinational and sequential UDPs with suitable example
B Illustrate the path delays with relevant example
OR
$10 \boldsymbol{A}$ Illustrate the Parameter Declarations and Assignments, design an ALU [8M] module with its size declared as a parameter.
B Explain the system tasks with suitable examples

