(ECE)


Time: 3 hours
Max. Marks: 70
Note: This question paper Consists of 5 Sections. Answer FIVE Questions, Choosing ONE Question from each SECTION and each Question carries 14 marks.

## SECTION-I

1 A Describe the ideal Op-Amp characteristics.
B Discuss the measurement of CMRR and output offset voltage in op-amp
2 A Draw the active integrator circuit and discuss about its frequency response
B Explain the working of Non-Inverting amplifier and derive the equation of its Gain.

## SECTION-II

3 A Derive the expression for the duty cycle of Astable multivibrator using IC 555 with a neat circuit and waveforms
B Design a square wave generator of frequency 100 Hz and duty cycle of $75 \%$ OR
4 A Design a first order wide band reject filter with a higher cut-off frequency of 100 Hz and a lower cut-off frequency of 1 KHz . Calculate the Q-factor of the filter
B Design and explain the operation of All Pass Filter with its characteristics?

## SECTION-III

$5 \quad \boldsymbol{A} \quad$ Design a 4-bit weighted resistor DAC whose full scale output voltage is 10 volts. Assume $\mathrm{R}_{\mathrm{f}}=10 \mathrm{~K} \Omega$, logic ' 1 ' level as +5 volts and logic ' 0 ' level as 0 volts. What is the output voltage when the input is 1011.
$\boldsymbol{B}$ Draw the block diagram and illustrate the conversion process of the successive approximation A/D Converter OR
$6 \quad \boldsymbol{A} \quad$ Calculate the conversion time for a full scale input in case of a 12-bit counter type ADC driven by 4 MHz clock
$\boldsymbol{B}$ What are the important observations can be made for dual slope integrating type ADC and draw backs of it.

B Design a Serial input and Serial Output shift register with suitable ICs.
$10 \boldsymbol{A}$ How many address and data lines are required to access all the locations of dynamic RAM cell arrays specified below?
a) $4 \mathrm{MX} 4 \quad$ b) 1 MX 1 c) $1 \mathrm{MX} 4 \quad$ d) 4 MX 1
$\boldsymbol{B}$ Draw the ROM architecture and explain its operation in detail

