Code No: R20A0416 MALLA REDDY COLLEGE OF ENGINEERING & TECHNOLOGY

(Autonomous Institution – UGC, Govt. of India)

III B.Tech II Semester Regular Examinations, May 2023

Microprocessors & Microcontrollers

(ECE)

Roll No						
---------	--	--	--	--	--	--

Time: 3 hours

Max. Marks: 70

Note: This question paper Consists of 5 Sections. Answer **FIVE** Questions, Choosing ONE Question from each SECTION and each Question carries 14 marks.

*** SECTION-I

1 Construct the architecture of 8086 microprocessor (MP) and explain the specific [14M] purpose of each sub-block of MP.

OR

2 Construct the timing diagram for a memory WRITE cycle of 8086 microprocessor [14M] when operating in MINIMUM mode and explain the sequence of steps performed during WRITE operation.

SECTION-II

3 Elaborate on various addressing modes of 8086 MP. Explain each of them with **[14M]** suitable examples.

OR

4 Illustrate the use of SCAS instruction to find the frequency of occurrence of a byte [14M] in a string of N bytes. Develop an ALP for the same indicating input and expected output. Use necessary comments for better understanding.

SECTION-III

5 Develop the architecture of 8251 USART and explain its operation highlighting [14M] the differences between asynchronous and synchronous communications.

OR

6 Construct the block diagram of 8257 DMA and explain the operation indicating [14M] the sequence of operations.

SECTION-IV

7 Elaborate on the memory organization of 8051Microcontroller (MC) and illustrate [14M] about logical separation of program and data memory in mCS-51 devices.

OR

- 8 A. Discuss the various addressing modes of 8051 MC with necessary [6M] examples.
 - B. Draw and explain the architecture of 8051 microcontroller. [8M]

SECTION-V

9 Analyze the uses of various timer modes in which the timer/counters can be [14M] programmed on 8051MC.

OR

10A. Draw and explain the architecture of ARM processors[10M]B. Explain the pipe line concept[4M]