Max. Marks: 70

Code No: R18A0427

Time: 3 hours

 \boldsymbol{B}

 \boldsymbol{A}

B

9

MALLA REDDY COLLEGE OF ENGINEERING & TECHNOLOGY

(Autonomous Institution – UGC, Govt. of India)

IV B.Tech - II Semester Regular/Supplementary Examinations, April 2023 Digital Signal Processors & Architectures

(ECE)										
Roll No										

Note: This question paper Consists of 5 Sections. Answer FIVE Questions, Choosing ONE Question from each SECTION and each Question carries 14 marks. **SECTION-I** 1 \boldsymbol{A} Explain the decimation and interpolation process with an example. [7M] Illustrate the Dynamic range, Resolution and Precision B [7M] OR 2 \boldsymbol{A} Explain how to simulate the impulse responses of FIR and IIR filters [8M] Illustrate the block diagram of a Digital signal-processing system В [6M] **SECTION-II** 3 What is the role of a shifter in DSP? Explain the implementation of 4-bit shift right \boldsymbol{A} [7M] barrel shifter, with a diagram Identify the addressing modes of the operands in each of the following instructions В [7M] & their operation OR Give the structure of a 4X4 Braun multiplier, Explain its concept. What 4 [8M] \boldsymbol{A} modification is required to carry out multiplication of signed numbers? Comment on the speed of the multiplier Explain the features of a program sequencer unit of a programmable DSP with a В [6M] neat block diagram **SECTION-III** 5 \boldsymbol{A} Describe the multiplier/adder unit of TMS320c54xx processor with a neat block [7M] diagram. В With a block diagram explain the indirect addressing mode of TMS320C54XX [7M] processor using dual data memory operand. 6 Illustrate the On chip peripherals of TMS320C54XX processor [7M] \boldsymbol{A} Draw and explain the functional diagram of the central processing unit of the B [7M] TMS320C54xx processors **SECTION-IV** 7 \boldsymbol{A} Explain the Base Architecture of ADSP 2100 [7M] Outline how efficient data transfer is achieved with the use of buses in ADSP-2181. B [7M] Illustrate the operation of MAC unit with neat block diagram 8 [7M] \boldsymbol{A}

Describe in detail the bus architecture of Blackfin processor.

SECTION-V

Explain the significance of External bus interfacing signals of TMS320C5416

Explain the memory interface block diagram for the TMS 320 C54xx processor.

[7M]

[7M]

[7M]

OR

		~ 	
10	\boldsymbol{A}	Describe the programmed I/O with a neat diagram	[8M]
	\boldsymbol{B}	Write a short notes on Direct Memory Access(DMA)	[6M]
