Max. Marks: 70

Code No: R18A0427

Time: 3 hours

В

MALLA REDDY COLLEGE OF ENGINEERING & TECHNOLOGY

(Autonomous Institution – UGC, Govt. of India)

IV B.Tech - II Semester Advance Supplementary Examinations, June 2023 Digital Signal Processors & Architectures

(ECE)										
Roll No										

Note: This question paper Consists of 5 Sections. Answer FIVE Questions, Choosing ONE Question from each SECTION and each Question carries 14 marks. **SECTION-I** 1 \boldsymbol{A} Explain different number formats with an example [7M] Outline the sources of errors in DSP implementations B [7M] Why signal sampling is required? Explain the sampling process 2 \boldsymbol{A} [7M] \boldsymbol{B} List the major architectural features used in DSP system to achieve high speed [7M] program execution **SECTION-II** Compute the indices for an 8-point FFT using Bit reversed Addressing Mode 3 [7M] \boldsymbol{A} Explain the features for external interfacing \boldsymbol{B} [7M] 4 With a neat block diagram explain MAC of DSP system. \boldsymbol{A} [7M] \boldsymbol{B} Discuss about the data addressing capabilities of programmable DSP devices [**7M**] with examples **SECTION-III** 5 Compare architectural features of TMS320C25 and DSP6000 fixed point \boldsymbol{A} [7M] digital signal processors. \boldsymbol{B} Describe any four data addressing modes of TMS320c54xx processor [7M] OR 6 Explain pipeline operation of TMS320c54xx processor \boldsymbol{A} [7M] В Draw and explain the functional diagram of the barrel shifter of the [7M] TMS320C54xx processors **SECTION-IV** Explain the significant features of ADSP2100 7 [7M] \boldsymbol{A} Discuss about the basic peripherals of Blackfin processor \boldsymbol{B} [7M] OR 8 Explain with a neat architecture ADSP 2181 [14M] **SECTION-V** Describe DMA with respect to TMS320C54XX processors 9 \boldsymbol{A} [7M] B Design an interface to connect a 32Kx16 flash memory to TMS320C5416 [7M] OR What are the classes of interrupts available in the TMS320C54xx processor? 10 \boldsymbol{A} [7M]

How interrupts are handled by C54xx DSP Processors.

Illustrate the timing sequence of memory access with neat diagram.

[7M]