OBJECTIVES
This is a fundamental course, basic knowledge of which is required by all the circuit branch engineers.
This course focuses:
1. To familiarize the student with the principal of operation, analysis and design of junction diode, BJT and FET transistors and amplifier circuits.
2. To understand diode as a rectifier.
3. To study basic principal of filter of circuits and various types.

UNIT-I
P-N Junction diode: Qualitative Theory of P-N Junction, P-N Junction as a diode, diode equation, volt-ampere characteristics, temperature dependence of V-I characteristic, ideal versus practical resistance levels (static and dynamic), transition and diffusion capacitances, diode equivalent circuits, load line analysis, breakdown mechanisms in semiconductor diodes, zener diode characteristics.

Special purpose electronic devices: Principal of operation and Characteristics of Tunnel Diode with the help of energy band diagrams, Varactar Diode, SCR and photo diode.

UNIT-II
RECTIFIERS, FILTERS: P-N Junction as a rectifier, Half wave rectifier, full wave rectifier, Bridge rectifier, Harmonic components in a rectifier circuit, Inductor filter, Capacitor filter, L-section filter, B-section filter and comparison of various filter circuits, Voltage regulation using zener diode.

UNIT-III
BIPOLAR JUNCTION TRANSISTOR: The Junction transistor, Transistor current components, Transistor as an amplifier, Transistor construction, Input and Output characteristics of transistor in Common Base, Common Emitter, and Common collector configurations. a and B Parameters and the relation between them, BJT Specifications. BJT Hybrid Model, h-parameter representation of a transistor, Analysis of single stage transistor amplifier using h-parameters: voltage gain, current gain, Input impedance and Output impedance. Comparison of transistor configurations in terms of Ai, Ri, Av, and Ro.

UNIT-IV
TRANSISTOR BIASING AND STABILISATION: Operating point, the D.C and A.C Load lines, Need for biasing, criteria for fixing, operating point, B.J.T biasing, Fixed bias, Collector to base bias, Self bias techniques for stabilization, Stabilization factors, (s, s′, s″), Bias Compensation using diode and transistor, (Compensation against variation in VBE, ICO,) Thermal run away, Condition for Thermal stability.

UNIT-V
FIELD EFFECT TRANSISTOR AND FET AMPLIFIER

TEXT BOOKS:
1. Integrated Electronics Analog Digital Circuits, Jacob Millman and D. Halkias, McGraw Hill.
4. Electronic Devices and Circuits, Balbir kumar, shail b. jain, PHI Privated Limited, Delhi.
REFERENCE BOOKS:
1. Electronic Devices and Circuits, K. Lal Kishore B.S Publications
4. Electronic Devices and Circuits, K.S. Srinivasan Anurdha Agencies

OUTCOMES:
At the end of the course, the student will be able to:
1. Understand and Analyse the different types of diodes, operation and its characteristics
2. Design and analyse the DC bias circuitry of BJT and FET
3. Design biasing circuits using diodes and transistors.
4. To analyze and design diode application circuits, amplifier circuits and oscillators employing BJT, FET devices.
UNIT-I

PN JUNCTION DIODE

INTRODUCTION

Based on the electrical conductivity all the materials in nature are classified as insulators, semiconductors, and conductors.

![Energy band diagrams insulator, semiconductor and conductor](image)

**Insulator:** An insulator is a material that offers a very low level (or negligible) of conductivity when voltage is applied. Eg: Paper, Mica, glass, quartz. Typical resistivity level of an insulator is of the order of $10^{10}$ to $10^{12}$ $\Omega$-cm. The energy band structure of an insulator is shown in the fig.1.1. Band structure of a material defines the band of energy levels that an electron can occupy. Valance band is the range of electron energy where the electron remain bended too the atom and do not contribute to the electric current. Conduction bend is the range of electron energies higher than valance band where electrons are free to accelerate under the influence of external voltage source resulting in the flow of charge.

The energy band between the valance band and conduction band is called as forbidden band gap. It is the energy required by an electron to move from balance band to conduction band i.e. the energy required for a valance electron to become a free electron.

$$1 \text{ eV} = 1.6 \times 10^{-19} \text{ J}$$

For an insulator, as shown in the fig.1.1 there is a large forbidden band gap of greater than 5Ev. Because of this large gap there a very few electrons in the CB and hence the conductivity of insulator is poor. Even an increase in temperature or applied electric field is insufficient to transfer electrons from VB to CB.
Conductors: A conductor is a material which supports a generous flow of charge when a voltage is applied across its terminals. i.e. it has very high conductivity. Eg: Copper, Aluminum, Silver, Gold. The resistivity of a conductor is in the order of $10^{-4}$ and $10^{-6}$ $\Omega$-cm. The Valance and conduction bands overlap (fig1.1) and there is no energy gap for the electrons to move from valance band to conduction band. This implies that there are free electrons in CB even at absolute zero temperature (0K). Therefore at room temperature when electric field is applied large current flows through the conductor.

Semiconductor: A semiconductor is a material that has its conductivity somewhere between the insulator and conductor. The resistivity level is in the range of $10$ and $10^4$ $\Omega$-cm. Two of the most commonly used are Silicon (Si=14 atomic no.) and germanium (Ge=32 atomic no.). Both have 4 valance electrons. The forbidden band gap is in the order of 1eV. For eg., the band gap energy for Si, Ge and GaAs is 1.21, 0.785 and 1.42 eV, respectively at absolute zero temperature (0K). At 0K and at low temperatures, the valance band electrons do not have sufficient energy to move from V to CB. Thus semiconductors act a insulators at 0K. as the temperature increases, a large number of valance electrons acquire sufficient energy to leave the VB, cross the forbidden bandgap and reach CB. These are now free electrons as they can move freely under the influence of electric field. At room temperature there are sufficient electrons in the CB and hence the semiconductor is capable of conducting some current at room temperature.

Inversely related to the conductivity of a material is its resistance to the flow of charge or current. Typical resistivity values for various materials’ are given as follows.

<table>
<thead>
<tr>
<th>Insulator</th>
<th>Semiconductor</th>
<th>Conductor</th>
</tr>
</thead>
<tbody>
<tr>
<td>$10^{-6}$ $\Omega$-cm (Cu)</td>
<td>50$\Omega$-cm (Ge)</td>
<td>$10^{12}$ $\Omega$-cm (mica)</td>
</tr>
<tr>
<td>Typical resistivity values</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Semiconductor Types

A pure form of semiconductors is called as intrinsic semiconductor. Conduction in intrinsic sc is either due to thermal excitation or crystal defects. Si and Ge are the two most important semiconductors used. Other examples include Gallium arsenide GaAs, Indium Antimonide (InSb) etc.
Let us consider the structure of Si. A Si atomic no. is 14 and it has 4 valance electrons. These 4 electrons are shared by four neighboring atoms in the crystal structure by means of covalent bond. Fig. 1.2a shows the crystal structure of Si at absolute zero temperature (0K). Hence a pure SC acts has poor conductivity (due to lack of free electrons) at low or absolute zero temperature.

![Covalent bond and Valence electron](image1)

Fig. 1.2a crystal structure of Si at 0K

At room temperature some of the covalent bonds break up to thermal energy as shown in fig 1.2b. The valance electrons that jump into conduction band are called as free electrons that are available for conduction.

![Free electron, Valance electron, and Hole](image2)

Fig. 1.2b crystal structure of Si at room temperature 0K
The absence of electrons in covalent bond is represented by a small circle usually referred to as hole which is of positive charge. Even a hole serves as carrier of electricity in a manner similar to that of free electron.

The mechanism by which a hole contributes to conductivity is explained as follows:

When a bond is in complete so that a hole exists, it is relatively easy for a valance electron in the neighboring atom to leave its covalent bond to fill this hole. An electron moving from a bond to fill a hole moves in a direction opposite to that of the electron. This hole, in its new position may now be filled by an electron from another covalent bond and the hole will correspondingly move one more step in the direction opposite to the motion of electron. Here we have a mechanism for conduction of electricity which does not involve free electrons. This phenomenon is illustrated in fig1.3

![Fig. 1.3a](image1)

![Fig. 1.3b](image2)

![Fig. 1.3c](image3)
Fig 1.3a show that there is a hole at ion 6. Imagine that an electron from ion 5 moves into the hole at ion 6 so that the configuration of 1.3b results. If we compare both fig 1.3a & fig 1.3b, it appears as if the hole has moved towards the left from ion 6 to ion 5. Further if we compare fig 1.3b and fig 1.3c, the hole moves from ion 5 to ion 4. This discussion indicates the motion of hole is in a direction opposite to that of motion of electron. Hence we consider holes as physical entities whose movement constitutes flow of current.

In a pure semiconductor, the number of holes is equal to the number of free electrons.

**EXTRINSIC SEMICONDUCTOR**

Intrinsic semiconductor has very limited applications as they conduct very small amounts of current at room temperature. The current conduction capability of intrinsic semiconductor can be increased significantly by adding a small amounts impurity to the intrinsic semiconductor. By adding impurities it becomes impure or extrinsic semiconductor. This process of adding impurities is called as doping. The amount of impurity added is 1 part in $10^6$ atoms.

**N type semiconductor:** If the added impurity is a pentavalent atom then the resultant semiconductor is called N-type semiconductor. Examples of pentavalent impurities are Phosphorus, Arsenic, Bismuth, Antimony etc.

A pentavalent impurity has five valance electrons. Fig 1.4a shows the crystal structure of N-type semiconductor material where four out of five valance electrons of the impurity atom (antimony) forms covalent bond with the four intrinsic semiconductor atoms. The fifth electron is loosely bound to the impurity atom. This loosely bound electron can be easily
Excited from the valance band to the conduction band by the application of electric field or increasing the thermal energy. The energy required to detach the fifth electron form the impurity atom is very small of the order of 0.01eV for Ge and 0.05 eV for Si.

The effect of doping creates a discrete energy level called donor energy level in the forbidden band gap with energy level $E_d$ slightly less than the conduction band (fig 1.4b). The difference between the energy levels of the conducting band and the donor energy level is the energy required to free the fifth valance electron (0.01 eV for Ge and 0.05 eV for Si). At room temperature almost all the fifth electrons from the donor impurity atom are raised to conduction band and hence the number of electrons in the conduction band increases significantly. Thus every antimony atom contributes to one conduction electron without creating a hole.

In the N-type sc the no. of electrons increases and the no. of holes decreases compared to those available in an intrinsic sc. The reason for decrease in the no. of holes is that the larger no. of electrons present increases the recombination of electrons with holes. Thus current in N type sc is dominated by electrons which are referred to as majority carriers. Holes are the minority carriers in N type sc.

**P type semiconductor:** If the added impurity is a trivalent atom then the resultant semiconductor is called P-type semiconductor. Examples of trivalent impurities are Boron, Gallium, indium etc.

The crystal structure of p type sc is shown in the fig1.5a. The three valance electrons of the impurity (boon) forms three covalent bonds with the neighboring atoms and a vacancy exists in the fourth bond giving rise to the holes. The hole is ready to accept an electron from the neighboring atoms. Each trivalent atom contributes to one hole generation and thus introduces a large no. of holes in the valance band. At the same time the no. electrons are decreased compared to those available in intrinsic sc because of increased recombination due to creation of additional holes.

![Fig. 1.5a crystal structure of P type sc](image)
Thus in P type sc, holes are majority carriers and electrons are minority carriers. Since each trivalent impurity atoms are capable accepting an electron, these are called as acceptor atoms. The following fig 1.5b shows the pictorial representation of P type sc

![P type semiconductor diagram](image)

- The conductivity of N type sc is greater than that of P type sc as the mobility of electron is greater than that of hole.
- For the same level of doping in N type sc and P type sc, the conductivity of an Ntype sc is around twice that of a P type sc

**CONDUCTIVITY OF SEMICONDUCTOR**

In a pure sc, the no. of holes is equal to the no. of electrons. Thermal agitation continue to produce new electron- hole pairs and the electron hole pairs disappear because of recombination. with each electron hole pair created, two charge carrying particles are formed. One is negative which is a free electron with mobility $\mu_n$. The other is a positive i.e., hole with mobility $\mu_p$. The electrons and hole move in opppsitte direction in a an electric field $E$, but since they are of opposite sign, the current due to each is in the same direction. Hence the total current density $J$ within the intrinsic sc is given by

$$J = J_n + J_p$$

$$= q n \mu_n E + q p \mu_p E$$

$$= (n \mu_n + p \mu_p)qE$$

$$= \varsigma E$$

Where $n$=no. of electrons / unit volume i.e., concentration of free electrons

$P$= no. of holes / unit volume i.e., concentration of holes

$E$=applied electric field strength, V/m

$q$= charge of electron or hole I n Coulombs
Hence, \( \varsigma \) is the conductivity of sc which is equal to \((n \mu_n + p \mu_p)q\). The resistivity of sc is reciprocal of conductivity.

\[ \rho = \frac{1}{\varsigma} \]

It is evident from the above equation that current density within a sc is directly proportional to applied electric field \( E \).

For pure sc, \( n=p=n_i \) where \( n_i \) = intrinsic concentration. The value of \( n_i \) is given by

\[ n_i^2 = AT^3 \exp \left( -\frac{E_G}{KT} \right) \]

therefore, \( J = n_i (\mu_n + \mu_p)q \)

Hence conductivity in intrinsic sc is \( \varsigma_i = n_i (\mu_n + \mu_p)q \)

Intrinsic conductivity increases at the rate of 5% per \(^\circ\)C for Ge and 7% per \(^\circ\)C for Si.

**Conductivity in extrinsic sc (N Type and P Type):**

The conductivity of intrinsic sc is given by \( \varsigma_i = n_i (\mu_n + \mu_p)q = (n \mu_n + p \mu_p)q \)

For N type, \( n>>p \)

Therefore \( \varsigma = q n \mu_n \)

For P type, \( p>>n \)

Therefore \( \varsigma = q p \mu_p \)

**CHARGE DENSITIES IN P TYPE AND N TYPE SEMICONDUCTOR:**

**Mass Action Law:**

Under thermal equilibrium for any semiconductor, the product of the no. of holes and the concentration of electrons is constant and is independent of amount of donor and acceptor impurity doping.

\[ n.p = n_i^2 \]

where \( n = \) electron concentration

\( p = \) hole concentration

\( n_i^2 = \) intrinsic concentration
Hence in N type sc , as the no. of electrons increase the no. of holes decreases. Similarly in P type as the no. of holes increases the no. of electrons decreases. Thus the product is constant and is equal to \( n_i^2 \) in case of intrinsic as well as extrinsic sc.

The law of mass action has given the relationship between free electrons concentration and hole concentration. These concentrations are further related by the law of electrical neutrality as explained below.

**Law of electrical neutrality:**

Sc materials are electrically neutral. According to the law of electrical neutrality, in an electrically neutral material, the magnitude of positive charge concentration is equal to that of negative charge concentration. Let us consider a sc that has \( N_D \) donor atoms per cubic centimeter and \( N_A \) acceptor atoms per cubic centimeter i.e., the concentration of donor and acceptor atoms are \( N_D \) and \( N_A \) respectively. Therefore \( N_D \) positively charged ions per cubic centimeter are contributed by donor atoms and \( N_A \) negatively charged ions per cubic centimeter are contributed by the acceptor atoms. Let \( n \), \( p \) is concentration of free electrons and holes respectively. Then according to the law of neutrality

\[
N_D + p = N_A + n
\]

**eq 1.1**

For N type sc, \( N_A = 0 \) and \( n >> p \). Therefore \( N_D \approx n \) .......................................................... ............................................. eq 1.2

Hence for N type sc the free electron concentration is approximately equal to the concentration of donor atoms. In later applications since some confusion may arise as to which type of sc is under consideration a the given moment, the subscript \( n \) or \( p \) is added for Ntype or P type respectively. Hence eq1.2 becomes \( N_D \approx n \)

Therefore current density in N type sc is \( J = N_D \mu_n \) q E

And conductivity \( \varsigma = N_D \mu_n \) q

For P type sc, \( N_D = 0 \) and \( p >> n \). Therefore \( N_A \approx p \)

\[\text{Or } N_A \approx p \]

Hence for P type sc the hole concentration is approximately equal to the concentration of acceptor atoms.

Therefore current density in N type sc is \( J = N_A \mu_p \) q E

And conductivity \( \varsigma = N_A \mu_p \) q

Mass action law for N type, \( n_n p_n = n_i^2 \)

\[ p_n = n_i^2 / N_D \quad \text{since } (n_n \approx N_D) \]
Mass action law for P type, \( n_p p_p = n_i^2 \)

\[
n_p = n_i^2 / N_A \quad \text{since} \quad (p_p \approx N_A)
\]

**QUANTITATIVE THEORY OF PN JUNCTION DIODE**

**PN JUNCTION WITH NO APPLIED VOLTAGE OR OPEN CIRCUIT CONDITION:**

In a piece of sc, if one half is doped by p type impurity and the other half is doped by n type impurity, a PN junction is formed. The plane dividing the two halves or zones is called PN junction. As shown in the fig the n type material has high concentration of free electrons, while p type material has high concentration of holes. Therefore at the junction there is a tendency of free electrons to diffuse over to the P side and the holes to the N side. This process is called diffusion. As the free electrons move across the junction from N type to P type, the donor atoms become positively charged. Hence a positive charge is built on the N-side of the junction. The free electrons that cross the junction uncover the negative acceptor ions by filing the holes. Therefore a negative charge is developed on the p –side of the junction. This net negative charge on the p side prevents further diffusion of electrons into the p side. Similarly the net positive charge on the N side repels the hole crossing from p side to N side. Thus a barrier is set up near the junction which prevents the further movement of charge carriers i.e. electrons and holes. As a consequence of induced electric field across the depletion layer, an electrostatic potential difference is established between P and N regions, which are called the potential barrier, junction barrier, diffusion potential or contact potential, \( V_o \). The magnitude of the contact potential \( V_o \) varies with doping levels and temperature. \( V_o \) is 0.3V for Ge and 0.72 V for Si.

![Symbol of PN Junction Diode](image)

*Fig 1.6: Symbol of PN Junction Diode*

The electrostatic field across the junction caused by the positively charged N-Type region tends to drive the holes away from the junction and negatively charged p type regions tend to drive the electrons away from the junction. The majority holes diffusing out of the P region leave behind negatively charged acceptor atoms bound to the lattice, thus exposing a negatives space charge in a previously neutral region. Similarly electrons diffusing from the N region expose positively ionized donor atoms and a double space charge builds up at the junction as shown in the fig. 1.7a
It is noticed that the space charge layers are of opposite sign to the majority carriers diffusing into them, which tends to reduce the diffusion rate. Thus the double space of the layer causes an electric field to be set up across the junction directed from N to P regions, which is in such a direction to inhibit the diffusion of majority electrons and holes as illustrated in fig 1.7b. The shape of the charge density, $\rho$, depends upon how diode id doped. Thus the junction region is depleted of mobile charge carriers. Hence it is called depletion layer, space region, and transition region. The depletion region is of the order of 0.5µm thick. There are no mobile carriers in this narrow depletion region. Hence no current flows across the junction and the system is in equilibrium. To the left of this depletion layer, the carrier concentration is $p = N_A$ and to its right it is $n = N_D$. 
FORWARD BIASED JUNCTION DIODE

When a diode is connected in a **Forward Bias** condition, a negative voltage is applied to the N-type material and a positive voltage is applied to the P-type material. If this external voltage becomes greater than the value of the potential barrier, approx. 0.7 volts for silicon and 0.3 volts for germanium, the potential barriers opposition will be overcome and current will start to flow. This is because the negative voltage pushes or repels electrons towards the junction giving them the energy to cross over and combine with the holes being pushed in the opposite direction towards the junction by the positive voltage. This results in a characteristics curve of zero current flowing up to this voltage point,
called the "knee" on the static curves and then a high current flow through the diode with little increase in the external voltage as shown below.

**Forward Characteristics Curve for a Junction Diode**

The application of a forward biasing voltage on the junction diode results in the depletion layer becoming very thin and narrow which represents a low impedance path through the junction thereby allowing high currents to flow. The point at which this sudden increase in current takes place is represented on the static I-V characteristics curve above as the "knee" point.

**Forward Biased Junction Diode showing a Reduction in the Depletion Layer**

![Diagram of Forward Biased Junction Diode]

Fig 1.8a: Diode Forward Characteristics

Fig 1.8b: Diode Forward Bias
This condition represents the low resistance path through the PN junction allowing very large currents to flow through the diode with only a small increase in bias voltage. The actual potential difference across the junction or diode is kept constant by the action of the depletion layer at approximately 0.3v for germanium and approximately 0.7v for silicon junction diodes. Since the diode can conduct "infinite" current above this knee point as it effectively becomes a short circuit, therefore resistors are used in series with the diode to limit its current flow. Exceeding its maximum forward current specification causes the device to dissipate more power in the form of heat than it was designed for resulting in a very quick failure of the device.

1.1.2 PN JUNCTION UNDER REVERSE BIAS CONDITION:

Reverse Biased Junction Diode

When a diode is connected in a Reverse Bias condition, a positive voltage is applied to the N-type material and a negative voltage is applied to the P-type material. The positive voltage applied to the N-type material attracts electrons towards the positive electrode and away from the junction, while the holes in the P-type end are also attracted away from the junction towards the negative electrode. The net result is that the depletion layer grows wider due to a lack of electrons and holes and presents a high impedance path, almost an insulator. The result is that a high potential barrier is created thus preventing current from flowing through the semiconductor material.

Reverse Biased Junction Diode showing an Increase in the Depletion

Fig 1.9a: Diode Reverse Bias

This condition represents a high resistance value to the PN junction and practically zero current flows through the junction diode with an increase in bias voltage. However, a very small leakage current does flow through the junction which can be measured in microamperes, (μA). One final point, if the reverse bias voltage $V_r$ applied to the diode is increased to a sufficiently high enough value, it will
cause the PN junction to overheat and fail due to the avalanche effect around the junction. This may cause the diode to become shorted and will result in the flow of maximum circuit current, and this shown as a step downward slope in the reverse static characteristics curve below.

**Reverse Characteristics Curve for a Junction Diode**

![Reverse Characteristics Curve](image)

Fig 1.9b: Diode Reverse Characteristics

Sometimes this avalanche effect has practical applications in voltage stabilizing circuits where a series limiting resistor is used with the diode to limit this reverse breakdown current to a preset maximum value thereby producing a fixed voltage output across the diode. These types of diodes are commonly known as **Zener Diodes**

**VI CHARACTERISTICS AND THEIR TEMPERATURE DEPENDENCE**

Diode terminal characteristics equation for diode junction current:

\[
I_D = I_o \left( e^{\frac{v}{V_T}} - 1 \right)
\]

Where \( V_T = \frac{K}{q} \);

\( V_D \) _diode terminal voltage, Volts

\( I_o \) _temperature-dependent saturation current, µA

\( T \) _absolute temperature of p-n junction, K

\( K \) _Boltzmann’s constant 1.38x 10^{-23}J/K)

\( q \) _electron charge 1.6x10^{-19} C
Temperature Effects on Diode

Temperature can have a marked effect on the characteristics of a silicon semiconductor diode as shown in Fig. 11. It has been found experimentally that the reverse saturation current Io will just about double in magnitude for every 10°C increase in temperature.
It is not uncommon for a germanium diode with an $I_o$ in the order of 1 or 2 A at 25°C to have a leakage current of 100 A - 0.1 mA at a temperature of 100°C. Typical values of $I_o$ for silicon are much lower than that of germanium for similar power and current levels. The result is that even at high temperatures the levels of $I_o$ for silicon diodes do not reach the same high levels obtained. For germanium—a very important reason that silicon devices enjoy a significantly higher level of development and utilization in design. Fundamentally, the open-circuit equivalent in the reverse bias region is better realized at any temperature with silicon than with germanium. The increasing levels of $I_o$ with temperature account for the lower levels of threshold voltage, as shown in Fig. 1.11. Simply increase the level of $I_o$ in and not rise in diode current. Of course, the level of TK also will be increase, but the increasing level of $I_o$ will overpower the smaller percent change in TK. As the temperature increases the forward characteristics are actually becoming more “ideal,”

**IDEAL VERSUS PRACTICAL RESISTANCE LEVELS**

**DC or Static Resistance**

The application of a dc voltage to a circuit containing a semiconductor diode will result in an operating point on the characteristic curve that will not change with time. The resistance of the diode at the operating point can be found simply by finding the corresponding levels of $V_D$ and $I_D$ as shown in Fig. 1.12 and applying the following Equation:

$$R_D = \frac{V_D}{I_D}$$

The dc resistance levels at the knee and below will be greater than the resistance levels obtained for the vertical rise section of the characteristics. The resistance levels in the reverse-bias region will naturally be quite high. Since ohmmeters typically employ a relatively constant-current source, the resistance determined will be at a preset current level (typically, a few mill amperes).
AC or Dynamic Resistance

It is obvious from Eq. 1.3 that the dc resistance of a diode is independent of the shape of the characteristic in the region surrounding the point of interest. If a sinusoidal rather than dc input is applied, the situation will change completely. The varying input will move the instantaneous operating point up and down a region of the characteristics and thus defines a specific change in current and voltage as shown in Fig. 1.13. With no applied varying signal, the point of operation would be the Q-point appearing on Fig. 1.13 determined by the applied dc levels. The designation Q-point is derived from the word quiescent, which means “still or unvarying.” A straight-line drawn tangent to the curve through the Q-point as shown in Fig. 1.13 will define a particular change in voltage and current that can be used to determine the ac or dynamic resistance for this region of the diode characteristics. In equation form,

\[ r_d = \frac{\Delta V_d}{\Delta I_d} \]

Where \( \Delta \) Signifies a finite change in the quantity
DIODE EQUIVALENT CIRCUITS

An equivalent circuit is a combination of elements properly chosen to best represent the actual terminal characteristics of a device, system, or such in a particular operating region. In other words, once the equivalent circuit is defined, the device symbol can be removed from a schematic and the equivalent circuit inserted in its place without severely affecting the actual behavior of the system. The result is often a network that can be solved using traditional circuit analysis techniques.

Piecewise-Linear Equivalent Circuit

One technique for obtaining an equivalent circuit for a diode is to approximate the characteristics of the device by straight-line segments, as shown in Fig. 1.31. The resulting equivalent circuit is naturally called the piecewise-linear equivalent circuit. It should be obvious from Fig. 1.31 that the straight-line segments do not result in an exact duplication of the actual characteristics, especially in the knee region. However, the resulting segments are sufficiently close to the actual curve to establish an equivalent circuit that will provide an excellent first approximation to the actual behaviour of the device. The ideal diode is included to establish that there is only one direction of conduction through the device, and a reverse-bias condition will result in the open-circuit state for the device. Since a silicon semiconductor, diode does not reach the conduction state until $V_D$ reaches 0.7 V with a forward bias (as shown in Fig. 1.14a), a battery $V_T$ opposing the conduction direction must appear in the equivalent circuit as shown in Fig. 1.14b. The battery simply specifies that the voltage across the device must be greater than the threshold battery voltage before conduction through the device in the direction dictated by the ideal diode can be established. When conduction is established, the resistance of the diode will be the specified value of $r_{av}$.

Fig: 1.14a Diode piecewise-linear model characteristics
The approximate level of $r_{av}$ can usually be determined from a specified operating point on the specification sheet. For instance, for a silicon semiconductor diode, if $I_F = 10 \text{ mA}$ (a forward conduction current for the diode) at $V_D = 0.8 \text{ V}$, we know for silicon that a shift of 0.7 V is required before the characteristics rise.

![Diode piecewise-linear model equivalent circuit](image1.png)

![Ideal Diode and its characteristics](image2.png)

![Diode equivalent circuits(models)](image3.png)
Electronic devices are inherently sensitive to very high frequencies. Most shunt capacitive effects that can be ignored at lower frequencies because the reactance $XC=1/2\pi fC$ is very large (open-circuit equivalent). This, however, cannot be ignored at very high frequencies. $XC$ will become sufficiently small due to the high value of $f$ to introduce a low-reactance “shorting” path. In the p-n semiconductor diode, there are two capacitive effects to be considered. In the reverse-bias region we have the transition- or depletion region capacitance ($CT$), while in the forward-bias region we have the diffusion ($CD$) or storage capacitance. Recall that the basic equation for the capacitance of a parallel-plate capacitor is defined by $C=\varepsilon A/d$, where $\varepsilon$ is the permittivity of the dielectric (insulator) between the plates of area $A$ separated by a distance $d$. In the reverse-, bias region there is a depletion region (free of carriers) that behaves essentially like an insulator between the layers of opposite charge. Since the depletion width ($d$) will increase with increased reverse-bias potential, the resulting transition capacitance will decrease. The fact that the capacitance is dependent on the applied reverse-bias potential has application in a number of electronic systems. Although the effect described above will also be present in the forward-bias region, it is over shadowed by a capacitance effect directly dependent on the rate at which charge is injected into the regions just outside the depletion region.

The capacitive effects described above are represented by a capacitor in parallel with the ideal diode, as shown in Fig. 1.38. For low- or mid-frequency applications (except in the power area), however, the capacitor is normally not included in the diode symbol.

**Diode capacitances:** The diode exhibits two types of capacitances transition capacitance and diffusion capacitance.

- **Transition capacitance:** The capacitance which appears between positive ion layer in n-region and negative ion layer in p-region.
- **Diffusion capacitance:** This capacitance originates due to diffusion of charge carriers in the opposite regions.

The transition capacitance is very small as compared to the diffusion capacitance. In reverse bias transition, the capacitance is the dominant and is given by:
\[ C_T = C_A/W \]

where \( C_T \) - transition capacitance  
\( A \) - diode cross sectional area  
\( W \) - depletion region width

In forward bias, the diffusion capacitance is the dominant and is given by:

\[ C_D = \frac{dQ}{dV} = \tau g = \frac{\tau}{r} (\text{general}) \]

where \( C_D \) - diffusion capacitance  
\( dQ \) - change in charge stored in depletion region  
\( V \) - change in applied voltage  
\( \tau \) - time interval for change in voltage  
\( g \) - diode conductance  
\( r \) - diode resistance

The diffusion capacitance at low frequencies is given by the formula:

\[ C_D = \frac{\tau g}{2} (\text{low frequency}) \]

The diffusion capacitance at high frequencies is inversely proportional to the frequency and is given by the formula:

\[ C_D = g^2 (\tau/2\omega)^{\frac{1}{2}} \]

Note: The variation of diffusion capacitance with applied voltage is used in the design of varactor.

**BREAK DOWN MECHANISMS**

When an ordinary **P-N junction diode** is reverse biased, normally only very small reverse saturation current flows. This current is due to movement of minority carriers. It is almost independent of the voltage applied. However, if the reverse bias is increased, a point is reached when the junction breaks down and the reverse current increases abruptly. This current could be large enough to destroy the junction. If the reverse current is limited by means of a suitable series resistor, the power dissipation at the junction will not be excessive, and the device may be operated continuously in its
breakdown region to its normal (reverse saturation) level. It is found that for a suitably designed diode, the breakdown voltage is very stable over a wide range of reverse currents. This quality gives the breakdown diode many useful applications as a voltage reference source.

The critical value of the voltage, at which the breakdown of a P-N junction diode occurs, is called the **breakdown voltage**. The breakdown voltage depends on the width of the depletion region, which, in turn, depends on the doping level. The junction offers almost zero resistance at the breakdown point.

There are two mechanisms by which breakdown can occur at a reverse biased P-N junction:

1. **Avalanche breakdown**
2. **Zener breakdown**

**Avalanche breakdown**

The minority carriers, under reverse biased conditions, flowing through the junction acquire a kinetic energy which increases with the increase in reverse voltage. At a sufficiently high reverse voltage (say 5 V or more), the kinetic energy of minority carriers becomes so large that they knock out electrons from the covalent bonds of the semiconductor material. As a result of collision, the liberated electrons in turn liberate more electrons and the current becomes very large leading to the breakdown of the crystal structure itself. This phenomenon is called the avalanche breakdown. The breakdown region is the knee of the characteristic curve. Now the current is not controlled by the junction voltage but rather by the external circuit.

**Zener breakdown**

Under a very high reverse voltage, the depletion region expands and the potential barrier increases leading to a very high electric field across the junction. The electric field will break some of the covalent bonds of the semiconductor atoms leading to a large number of free minority carriers, which suddenly increase the reverse current. This is called the Zener effect. The breakdown occurs at a particular and constant value of reverse voltage called the breakdown voltage, it is found that Zener breakdown occurs at electric field intensity of about $3 \times 10^7$ V/m.
Either of the two (Zener breakdown or avalanche breakdown) may occur independently, or both of these may occur simultaneously. Diode junctions that breakdown below 5 V are caused by Zener effect. Junctions that experience breakdown above 5 V are caused by avalanche effect. Junctions that breakdown around 5 V are usually caused by combination of two effects. The Zener breakdown occurs in heavily doped junctions (P-type semiconductor moderately doped and N-type heavily doped), which produce narrow depletion layers. The avalanche breakdown occurs in lightly doped junctions, which produce wide depletion layers. With the increase in junction temperature Zener breakdown voltage is reduced while the avalanche breakdown voltage increases. The Zener diodes have a negative temperature coefficient while avalanche diodes have a positive temperature coefficient. Diodes that have breakdown voltages around 5 V have zero temperature coefficient. The breakdown phenomenon is reversible and harmless so long as the safe operating temperature is maintained.

**ZENER DIODES**

The **Zener diode** is like a general-purpose signal diode consisting of a silicon PN junction. When biased in the forward direction it behaves just like a normal signal diode passing the rated current, but as soon as a reverse voltage applied across the zener diode exceeds the rated voltage of the device, the diodes breakdown voltage $V_B$ is reached at which point a process called *Avalanche Breakdown* occurs in the semiconductor depletion layer and a current starts to flow through the diode to limit this increase in voltage.

The current now flowing through the zener diode increases dramatically to the maximum circuit value (which is usually limited by a series resistor) and once achieved this reverse saturation current remains fairly constant over a wide range of applied voltages. This breakdown voltage point, $V_B$ is called the "zener voltage" for zener diodes and can range from less than one volt to hundreds of volts.
The point at which the zener voltage triggers the current to flow through the diode can be very accurately controlled (to less than 1% tolerance) in the doping stage of the diodes semiconductor construction giving the diode a specific zener breakdown voltage, \(V_z\) for example, 4.3V or 7.5V. This zener breakdown voltage on the I-V curve is almost a vertical straight line.

**Zener Diode I-V Characteristics**

The **Zener Diode** is used in its "reverse bias" or reverse breakdown mode, i.e. the diodes anode connects to the negative supply. From the I-V characteristics curve above, we can see that the zener diode has a region in its reverse bias characteristics of almost a constant negative voltage regardless of the value of the current flowing through the diode and remains nearly constant even with large changes in current as long as the zener diodes current remains between the breakdown current \(I_z(\text{min})\) and the maximum current rating \(I_z(\text{max})\).

This ability to control itself can be used to great effect to regulate or stabilize a voltage source against supply or load variations. The fact that the voltage across the diode in the breakdown region is almost constant turns out to be an important application of the zener diode as a voltage regulator. The function of a regulator is to provide a constant output voltage to a load connected in parallel with it in spite of the ripples in the supply voltage or the variation in the load current and the zener diode will
continue to regulate the voltage until the diodes current falls below the minimum $I_{Z(min)}$ value in the reverse breakdown region.

SPECIAL PURPOSE ELECTRONIC DEVICES

PRINCIPLE OF OPERATION AND CHARACTERISTICS OF TUNNEL DIODE

A tunnel diode or Esaki diode is a type of semiconductor diode which is capable of very fast operation, well into the microwave frequency region, by using quantum mechanical effects.

It was invented in August 1957 by Leo Esaki when he was with Tokyo Tsushin Kogyo, now known as Sony. In 1973 he received the Nobel Prize in Physics, jointly with Brian Josephson, for discovering the electron tunneling effect used in these diodes. Robert Noyce independently came up with the idea of a tunnel diode while working for William Shockley, but was discouraged from pursuing it.

![Tunnel diode schematic symbol](image)

Fig 1.19: Tunnel diode schematic symbol

These diodes have a heavily doped p–n junction only some 10 nm (100 Å) wide. The heavy doping results in a broken bandgap, where conduction band electron states on the n-side are more or less aligned with valence band hole states on the p-side. Tunnel diodes were manufactured by Sony for the first time in 1957 followed by General Electric and other companies from about 1960, and are still made in low volume today. Tunnel diodes are usually made from germanium, but can also be made in gallium arsenide and silicon materials. They can be used as oscillators, amplifiers, frequency converters and detectors.

Tunnelling Phenomenon:

In a conventional semiconductor diode, conduction takes place while the p–n junction is forward biased and blocks current flow when the junction is reverse biased. This occurs up to a point known as the “reverse breakdown voltage” when conduction begins (often accompanied by destruction of the device). In the tunnel diode, the dopant concentration in the p and n layers are increased to the point where the reverse breakdown voltage becomes zero and the diode conducts in the reverse direction. However, when forward-biased, an odd effect occurs called “quantum mechanical tunnelling” which gives rise to a region where an increase in forward voltage is accompanied by a decrease in forward current. This negative resistance region can be exploited in a solid state version of the dynatron oscillator which normally uses a tetrode thermionic valve (or tube).

Forward bias operation

Under normal forward bias operation, as voltage begins to increase, electrons at first tunnel through the very narrow p–n junction barrier because filled electron states in the conduction band on the n-
side become aligned with empty valence band hole states on the p-side of the p-n junction. As voltage increases further these states become more misaligned and the current drops – this is called negative resistance because current decreases with increasing voltage. As voltage increases yet further, the diode begins to operate as a normal diode, where electrons travel by conduction across the p–n junction, and no longer by tunneling through the p–n junction barrier. Thus the most important operating region for a tunnel diode is the negative resistance region.

**Reverse bias operation**

When used in the reverse direction they are called back diodes and can act as fast rectifiers with zero offset voltage and extreme linearity for power signals (they have an accurate square law characteristic in the reverse direction).

Under reverse bias filled states on the p-side become increasingly aligned with empty states on the n-side and electrons now tunnel through the pn junction barrier in reverse direction – this is the Zener effect that also occurs in zener diodes.

**Technical comparisons**

![Current-Voltage Characteristic of Tunnel Diode](image)

**Fig 1.20a: current-voltage characteristic of tunnel diode**

A rough approximation of the VI curve for a tunnel diode, showing the negative differential resistance region. The Japanese physicist Leo Esaki invented the tunnel diode in 1958. It consists of a p-n junction with highly doped regions. Because of the thinness of the junction, the electrons can pass through the potential barrier of the dam layer at a suitable polarization, reaching the energy states on the other sides of the junction. The current-voltage characteristic of the diode is represented in Figure 1.20a. In this sketch $i_p$ and $U_p$ are the peak, and $i_v$ and $U_v$ are the valley values for the current and voltage.
respectively. The form of this dependence can be qualitatively explained by considering the tunneling processes that take place in a thin p-n junction.

**Energy band structure of tunnel diode:**

For the degenerated semiconductors, the energy band diagram at thermal equilibrium is presented in Figure 1.20b.

In Figure 1.20c the tunneling processes in different points of the current voltage characteristic for the tunnel diode are presented.
**Advantages of tunnel diodes:**

- Environmental immunity i.e. peak point is not a function of temperature.
- Low cost.
- Low noise.
- Low power consumption.
- High speed i.e. tunneling takes place very fast at the speed of light in the order of nanoseconds.
- Simplicity i.e. a tunnel diode can be used along with a d.c supply and a few passive elements to obtain various application circuits.

**Applications for tunnel diodes:**

- Local oscillators for UHF television tuners
- Trigger circuits in oscilloscopes
- High speed counter circuits and very fast-rise time pulse generator circuits
- The tunnel diode can also be used as low-noise microwave amplifier.

**VARACTOR DIODE**

Varactor diode is a special type of diode which uses transition capacitance property i.e voltage variable capacitance. These are also called as varicap, VVC (voltage variable capacitance) or tuning diodes.

The varactor diode symbol is shown below with a diagram representation.

![Varactor diode symbol](image)

**Fig 1.21a:** Symbol of varactor diode

When a reverse voltage is applied to a PN junction, the holes in the p-region are attracted to the anode terminal and electrons in the n-region are attracted to the cathode terminal creating a region where there is little current. This region, the depletion region, is essentially devoid of carriers and behaves as the dielectric of a capacitor.

The depletion region increases as reverse voltage across it increases; and since capacitance varies inversely as dielectric thickness, the junction capacitance will decrease as the voltage across the PN junction increases. So by varying the reverse voltage across a PN junction the junction capacitance can be varied. This is shown in the typical varactor voltage-capacitance curve below.
Notice the nonlinear increase in capacitance as the reverse voltage is decreased. This nonlinearity allows the varactor to be used also as a harmonic generator.

Major varactor considerations are:
(a) Capacitance value
(b) Voltage
(c) Variation in capacitance with voltage.
(d) Maximum working voltage
(e) Leakage current

Applications:
- Tuned circuits.
- FM modulators
- Automatic frequency control devices
- Adjustable bandpass filters
- Parametric amplifiers
- Television receivers.

**PRINCIPLE OF OPERATION OF SCR**

A silicon-controlled rectifier (or semiconductor-controlled rectifier) is a four-layer solid state device that controls current. The name "silicon controlled rectifier" or SCR is General Electric's trade name for a type of thyristor. The SCR was developed by a team of power engineers led by Gordon Hall and commercialized by Frank W. "Bill" Gutzwiller in 1957. Symbol of SCR is given below:
Construction of SCR

An SCR consists of four layers of alternating P and N type semiconductor materials. Silicon is used as the intrinsic semiconductor, to which the proper dopants are added. The junctions are either diffused or alloyed. The planar construction is used for low power SCRs (and all the junctions are diffused). The mesa type construction is used for high power SCRs. In this case, junction J2 is obtained by the diffusion method and then the outer two layers are alloyed to it, since the PNPN pellet is required to handle large currents. It is properly braced with tungsten or molybdenum plates to provide greater mechanical strength. One of these plates is hard soldered to a copper stud, which is threaded for attachment of heat sink. The doping of PNPN will depend on the application of SCR, since its characteristics are similar to those of the thyatron. Today, the term thyristor applies to the larger family of multilayer devices that exhibit bistable state-change behaviour, that is, switching either ON or OFF.

The operation of a SCR and other thyristors can be understood in terms of a pair of tightly coupled bipolar junction transistors, arranged to cause the self-latching action. The following figures are construction of SCR, its two transistor model and symbol respectively.

Fig 1.23: Construction, two transistor model of SCR and symbol of SCR
**SCR Working Principle**

The **SCR** is a four-layer, three-junction and a three-terminal device and is shown in fig.1.24. The end P-region is the anode, the end N-region is the cathode and the inner P-region is the gate. The anode to cathode is connected in series with the load circuit. Essentially the device is a switch. Ideally it remains off (voltage blocking state), or appears to have an infinite impedance until both the anode and gate terminals have suitable positive voltages with respect to the cathode terminal. The thyristor then switches on and current flows and continues to conduct without further gate signals. Ideally the thyristor has zero impedance in conduction state. For switching off or reverting to the blocking state, there must be no gate signal and the anode current must be reduced to zero. Current can flow only in one direction.

In absence of external bias voltages, the majority carrier in each layer diffuses until there is a built-in voltage that retards further diffusion. Some majority carriers have enough energy to cross the barrier caused by the retarding electric field at each junction. These carriers then become minority carriers and can recombine with majority carriers. Minority carriers in each layer can be accelerated across each junction by the fixed field, but because of absence of external circuit in this case the sum of majority and minority carrier currents must be zero.

A voltage bias, as shown in figure, and an external circuit to carry current allow internal currents which include the following terms:

The current $I_x$ is due to

- Majority carriers (holes) crossing junction $J_1$
- Minority carriers crossing junction $J_1$
- Holes injected at junction $J_2$ diffusing through the N-region and crossing junction $J_1$ and
- Minority carriers from junction $J_2$ diffusing through the N-region and crossing junction $J_1$. 

![Fig 1.24: Current flow and voltage bias in an SCR](image)
V I characteristics of SCR:

As already mentioned, the **SCR** is a four-layer device with three terminals, namely, the anode, the cathode and the gate. When the anode is made positive with respect to the cathode, junctions J₁ and J₃ are forward biased and junction J₂ is reverse-biased and only the leakage current will flow through the device. The SCR is then said to be in the forward blocking state or in the forward mode or off state. But when the cathode is made positive with respect to the anode, junctions J₁ and J₃ are reverse-biased, a small reverse leakage current will flow through the SCR and the SGR is said to be in the reverse blocking state or in reverse mode.

When the anode is positive with respect to cathode i.e. when the SCR is in forward mode, the SCR does not conduct unless the forward voltage exceeds certain value, called the forward breakover voltage, \( V_{FBO} \). In non-conducting state, the current through the SCR is the leakage current which is very small and is negligible. If a positive gate current is supplied, the SCR can become conducting at a voltage much lesser than forward break-over voltage. The larger the gate current, lower the break-over voltage. With sufficiently large gate current, the SCR behaves identical to PN rectifier. Once the SCR is switched on, the forward voltage drop across it is suddenly reduced to very small value, say about 1 volt. In the conducting or on-state, the current through the SCR is limited by the external impedance.
When the anode is negative with respect to cathode, that is when the SCR is in reverse mode or in blocking state no current flows through the SCR except very small leakage current of the order of few micro-amperes. But if the reverse voltage is increased beyond a certain value, called the reverse break-over voltage, $V_{RBO}$ avalanche break down takes place. Forward break-over voltage $V_{FBO}$ is usually higher than reverse breakover voltage, $V_{RBO}$.

From the foregoing discussion, it can be seen that the SCR has two stable and reversible operating states. The change over from off-state to on-state, called turn-on, can be achieved by increasing the forward voltage beyond $V_{FBO}$. A more convenient and useful method of turn-on the device employs the gate drive. If the forward voltage is less than the forward break-over voltage, $V_{FBO}$, it can be turned-on by applying a positive voltage between the gate and the cathode. This method is called the gate control. Another very important feature of the gate is that once the SCR is triggered to on-state the gate loses its control.

*The switching action of gate takes place only when*

(i) SCR is forward biased i.e. anode is positive with respect to cathode, and

(ii) Suitable positive voltage is applied between the gate and the cathode.

Once the SCR has been switched on, it has no control on the amount of current flowing through it. The current through the SCR is entirely controlled by the external impedance connected in the circuit and the applied voltage. There is, however, a very small, about 1 V, potential drop across the SCR. The forward current through the SCR can be reduced by reducing the applied voltage or by increasing the circuit impedance. There is, however, a minimum forward current that must be maintained to keep the SCR in conducting state. This is called the holding current rating of SCR. If the current through the SCR is reduced below the level of holding current, the device returns to off-state or blocking state.

The SCR can be switched off by reducing the forward current below the level of holding current which may be done either by reducing the applied voltage or by increasing the circuit impedance.

*Note*: The gate can only trigger or switch-on the SCR, it cannot switch off.

Alternatively the SCR can be switched off by applying negative voltage to the anode (reverse mode), the SCR naturally will be switched off.

Here one point is worth mentioning, the SCR takes certain time to switch off. The time, called the turn-off time, must be allowed before forward voltage may be applied again otherwise the device will switch-on with forward voltage without any gate pulse. The turn-off time is about 15 micro-seconds, which is immaterial when dealing with power frequency, but this becomes important in the inverter circuits, which are to operate at high frequency.
**Merits of SCR**

1. Very small amount of gate drive is required.
2. SCRs with high voltage and current ratings are available.
3. On state losses of SCR are less.

**Demerits of SCR**

1. Gate has no control, once SCR is turned on.
2. External circuits are required for turning it off.
3. Operating frequencies are low.
4. Additional protection circuits are required.

**Application of SCRs**

SCRs are mainly used in devices where the control of high power, possibly coupled with high voltage, is demanded. Their operation makes them suitable for use in medium to high-voltage AC power control applications, such as lamp dimming, regulators and motor control.

SCRs and similar devices are used for rectification of high power AC in high-voltage direct current power transmission.

**PHOTO DIODE**

The photo diode is a semiconductor p-n junction device whose region of operation is limited to the reverse biased region. The figure below shows the symbol of photodiode.

![Symbol of photodiode](image)

**Fig 1.26:** Symbol of photodiode.

**Principle of operation:**

A photodiode is a type of photo detector capable of converting light into either current or voltage, depending upon the mode of operation. The common, traditional solar cell used to generate electric solar power is a large area photodiode. A photodiode is designed to operate in reverse bias. The depletion region width is large. Under normal conditions it carries small reverse current due to minority charge carriers. When light is incident through glass window on the p-n junction, photons in the light bombard the p-n junction and some energy is imparted to the valence electrons. So valence electrons...
break covalent bonds and become free electrons. Thus more electron-hole pairs are generated. Thus total number of minority charge carriers increases and hence reverse current increases. This is the basic principle of operation of photo diode.

Characteristics of photodiode:

When the P-N junction is reverse-biased, a reverse saturation current flows due to thermally generated holes and electrons being swept across the junction as the minority carriers. With the increase in temperature of the junction more and more hole-electron pairs are created and so the reverse saturation current $I_0$ increases. The same effect can be had by illuminating the junction. When light energy bombsards a P-N junction, it dislodges valence electrons. The more light striking the junction the larger the reverse current in a diode. It is due to generation of more and more charge carriers with the increase in level of illumination. This is clearly shown in figure for different intensity levels. The dark current is the current that exists when no light is incident. It is to be noted here that current becomes zero only with a positive applied bias equals to $V_O$. The almost equal spacing between the curves for the same increment in luminous flux reveals that the reverse saturation current $I_0$ increases linearly with the luminous flux as shown in figure. Increase in reverse voltage does not increase the reverse current significantly, because all available charge carriers are already being swept across the junction. For reducing the reverse saturation current $I_0$ to zero, it is necessary to forward bias the junction by an amount equal to barrier potential. Thus the photodiode can be used as a photoconductive device.
On removal of reverse bias applied across the photodiode, minority charge carriers continue to be swept across the junction while the diode is illuminated. This has the effect of increasing the concentration of holes in the P-side and that of electrons in the N-side. But the barrier potential is negative on the P-side and positive on the N-side, and was created by holes flowing from P to N-side and electrons from N to P-side during fabrication of junction. Thus the flow of minority carriers tends to reduce the barrier potential.

When an external circuit is connected across the diode terminals, the minority carrier; return to the original side via the external circuit. The electrons which crossed the junction from P to N-side now flow out through the N-terminal and into the P-terminal. This means that the device is behaving as a voltage cell with the N-side being the negative terminal and the P-side the positive terminal. Thus, the photodiode is a photovoltaic device as well as a photoconductive device.

**Advantages:**
The advantages of photodiode are:
1. It can be used as a variable resistance device.
2. Highly sensitive to the light.
3. The speed of operation is very high.

**Disadvantages:**
1. Temperature dependent dark current.
2. Poor temperature stability.
3. Current needs amplification for driving other circuits.

**Applications:**
1. Alarm system.
2. Counting system.
UNIT II
RECTIFIERS & FILTERS

INTRODUCTION

For the operation of most of the electronics devices and circuits, a d.c. source is required. So it is advantageous to convert domestic a.c. supply into d.c. voltages. The process of converting a.c. voltage into d.c. voltage is called as rectification. This is achieved with i) Step-down Transformer, ii) Rectifier, iii) Filter and iv) Voltage regulator circuits.

These elements constitute d.c. regulated power supply shown in the fig 1 below.

![Block Diagram of a Regulated Power Supply System](image)

Fig 2.1: Block Diagram of regulated D.C Power Supply

- Transformer – steps down 230V AC mains to low voltage AC.
- Rectifier – converts AC to DC, but the DC output is varying.
- Smoothing – smooth the DC from varying greatly to a small ripple.
- Regulator – eliminates ripple by setting DC output to a fixed voltage.

The block diagram of a regulated D.C. power supply consists of step-down transformer, rectifier, filter, voltage regulator and load. An ideal regulated power supply is an electronics circuit designed to provide a predetermined d.c. voltage $V_o$ which is independent of the load current and variations in the input voltage ad temperature. If the output of a regulator circuit is a AC voltage then it is termed as voltage stabilizer, whereas if the output is a DC voltage then it is termed as voltage regulator.

RECTIFIER

Any electrical device which offers a low resistance to the current in one direction but a high resistance to the current in the opposite direction is called rectifier. Such a device is capable of converting a sinusoidal input waveform, whose average value is zero, into a unidirectional Waveform, with a non-zero average component. A rectifier is a device, which converts a.c. voltage (bi-directional) to pulsating
d.c. voltage (Unidirectional).

**Characteristics of a Rectifier Circuit:**

Any electrical device which offers a low resistance to the current in one direction but a high resistance to the current in the opposite direction is called rectifier. Such a device is capable of converting a sinusoidal input waveform, whose average value is zero, into a unidirectional waveform, with a non-zero average component.

A rectifier is a device, which converts a.c. voltage (bi-directional) to pulsating d.c.. Load currents: They are two types of output current. They are average or d.c. current and RMS currents.

Average or DC current: The average current of a periodic function is defined as the area of one cycle of the curve divided by the base.

It is expressed mathematically as

1. **Average value**/dc value/mean value = \[
\frac{\text{Area over one period}}{\text{Total time period}}
\]

\[
V_{dc} = \frac{1}{T} \int_{0}^{T} Vd (wt)
\]

2. **Effective (or) R.M.S current:**

The effective (or) R.M.S. current squared of a periodic function of time is given by the area of one cycle of the curve, which represents the square of the function divided by the base.

\[
V_{rms} = \sqrt{\frac{1}{T} \int_{0}^{T} V^{2} (wt)}
\]

3. **Peak factor:**

It is the ratio of peak value to Rms value

\[
\text{Peak factor} = \frac{\text{peakvalue}}{\text{rmsvalue}}
\]
iv) Form factor:

It is the ratio of Rms value to average value

\[
\text{Form factor} = \frac{\text{Rms value}}{\text{average value}}
\]

v) Ripple Factor (\(\Gamma\)):

It is defined as ration of R.M.S. value of a.c. component to the d.c. component in the output is known as “Ripple Factor”.

\[
\Gamma = \frac{V_{ac}}{V_{dc}}
\]

\[
V_{ac} = \sqrt{V_{rms}^2 - V_{dc}^2}
\]

vi) Efficiency (\(\eta\)):

It is the ratio of d.c output power to the a.c. input power. It signifies, how efficiently the rectifier circuit converts a.c. power into d.c. power.

\[
\eta = \frac{\text{o / p power}}{\text{i / p power}}
\]

vii) Peak Inverse Voltage (PIV):

It is defined as the maximum reverse voltage that a diode can withstand without destroying the junction.

viii) Transformer Utilization Factor (UTF):

The d.c. power to be delivered to the load in a rectifier circuit decides the rating of the Transformer used in the circuit. So, transformer utilization factor is defined as

\[
TUF = \frac{P_{dc}}{P_{ac(rated)}}
\]
ix) % Regulation:

The variation of the d.c. output voltage as a function of d.c. load current is called regulation. The percentage regulation is defined as

\[
\%\ \text{Regulation} = \frac{V_{NL} - V_{FL}}{V_{FL}} \times 100
\]

For an ideal power supply, % Regulation is zero.

**CLASSIFICATION OF RECTIFIERS**

Using one or more diodes in the circuit, following rectifier circuits can be designed.

1) Half - Wave Rectifier
2) Full – Wave Rectifier
3) Bridge Rectifier

**HALF-WAVE RECTIFIER:**

A Half – wave rectifier as shown in fig 1.2 is one, which converts a.c. voltage into a pulsating voltage using only one half cycle of the applied a.c. voltage.

![Fig 1.2: Basic structure of Half-Wave Rectifier](image)

The a.c. voltage is applied to the rectifier circuit using step-down transformer-rectifying element i.e., p-n junction diode and the source of a.c. voltage, all connected is series. The a.c. voltage is applied to the rectifier circuit using step-down transformer
\[ V = V_m \sin (\omega t) \]

The input to the rectifier circuit, where \( V_m \) is the peak value of secondary a.c. voltage.

**Operation:**

For the positive half-cycle of input a.c. voltage, the diode D is forward biased and hence it conducts. Now a current flows in the circuit and there is a voltage drop across RL. The waveform of the diode current (or) load current is shown in fig 3.

For the negative half-cycle of input, the diode D is reverse biased and hence it does not Conduct. Now no current flows in the circuit i.e., \( i=0 \) and \( V_o=0 \). Thus for the negative half- cycle no power is delivered to the load.

**Analysis:**

In the analysis of a HWR, the following parameters are to be analyzed.

1. DC output current
2. DC Output voltage
3. R.M.S. Current
4. R.M.S. voltage
5. Rectifier Efficiency (\( \eta \))
6. Ripple factor (\( \gamma \))
Let a sinusoidal voltage $V_i$ be applied to the input of the rectifier. Then $V = V_m \sin (wt)$ Where $V_m$ is the maximum value of the secondary voltage. Let the diode be idealized to piece-wise linear approximation with resistance $R_f$ in the forward direction i.e., in the ON state and $R_r (=\infty)$ in the reverse direction i.e., in the OFF state. Now the current $'i'$ in the diode (or) in the load resistance $R_L$ is given by $V = V_m \sin (wt)$

**i) AVERAGE VOLTAGE**

$$V_{dc} = \frac{1}{T} \int_0^T Vd(wt)$$

$$V_{dc} = \frac{1}{T} \int_0^{2\pi} V(\alpha)d\alpha$$

$$V_{dc} = \frac{1}{2\pi} \int_0^{2\pi} V(\alpha)d\alpha$$

$$V_{dc} = \frac{1}{2\pi} \int_0^{2\pi} V_m \sin(wt)$$

$$V_{dc} = \frac{V_m}{\Pi}$$

**ii) AVERAGE CURRENT:**

$$I_{dc} = \frac{I_m}{\Pi}$$
iii) RMS VOLTAGE:

\[ V_{rms} = \sqrt{\frac{1}{T} \int_T^r V^2 \, dt} \]

\[ V_{rms} = \sqrt{\frac{1}{2\pi} \int_0^{2\pi} (V_{\text{sim}}(t)) \, dt} \]

\[ V_{rms} = \frac{V_m}{2} \]

IV) RMS CURRENT

\[ I_{rms} = \frac{I_m}{\Pi} \]

V) PEAK FACTOR

Peak factor = \( \frac{\text{peak value}}{\text{rms value}} \)

Peak Factor = \( \frac{V_m}{(V_m/2)} \)

Peak Factor = 2

vi) FORM FACTOR

Form factor = \( \frac{\text{Rms value}}{\text{average value}} \)

Form factor = \( \frac{(V_m/2)}{V_m/\Pi} \)

Form Factor = 1.57
vii) Ripple Factor:

\[ \Gamma = \frac{V_{ac}}{V_{dc}} \]

\[ V_{ac} = \sqrt{V_{rms}^2 - V_{dc}^2} \]

\[ \Gamma = \sqrt{\frac{V_{rms}^2 - V_{dc}^2}{V_{ac}}} \]

\[ \Gamma = \sqrt{\frac{V_{rms}^2}{V_{dc}^2}} - 1 \]

\[ \Gamma = 1.21 \]

viii) Efficiency (\( \eta \)):

\[ \eta = \frac{o \text{ / power}}{i \text{ / power}} \times 100 \]

\[ \eta = \frac{P_{ac}}{P_{dc}} \times 100 \]

\[ \eta = 40.8 \]

ix) Transformer Utilization Factor (TUF):

The d.c. power to be delivered to the load in a rectifier circuit decides the rating of the transformer used in the circuit. Therefore, transformer utilization factor is defined as

\[ TUF = \frac{P_{dc}}{P_{ac(rated)}} \]

\[ TUF = 0.286. \]

The value of TUF is low which shows that in half-wave circuit, the transformer is not fully utilized.

If the transformer rating is 1 KVA (1000VA) then the half-wave rectifier can deliver

\[ 1000 \times 0.287 = 287 \text{ watts to resistance load.} \]
x) Peak Inverse Voltage (PIV):

It is defined as the maximum reverse voltage that a diode can withstand without destroying the junction. The peak inverse voltage across a diode is the peak of the negative half-cycle. For half-wave rectifier, PIV is Vm.

**DISADVANTAGES OF HALF-WAVE RECTIFIER:**

1. The ripple factor is high.
2. The efficiency is low.
3. The Transformer Utilization factor is low.

Because of all these disadvantages, the half-wave rectifier circuit is normally not used as a power rectifier circuit.

**FULL WAVE RECTIFIER:**

A full-wave rectifier converts an ac voltage into a pulsating dc voltage using both half cycles of the applied ac voltage. In order to rectify both the half cycles of ac input, two diodes are used in this circuit. The diodes feed a common load RL with the help of a center-tap transformer. A center-tap transformer is the one, which produces two sinusoidal waveforms of same magnitude and frequency but out of phase with respect to the ground in the secondary winding of the transformer. The full wave rectifier is shown in the fig 4 below.
Fig. 5 shows the input and output waveforms of Fullwave rectifier.

During positive half of the input signal, anode of diode D1 becomes positive and at the same time the anode of diode D2 becomes negative. Hence D1 conducts and D2 does not conduct. The load current flows through D1 and the voltage drop across RL will be equal to the input voltage.

During the negative half cycle of the input, the anode of D1 becomes negative and the anode of D2 becomes positive. Hence, D1 does not conduct and D2 conducts. The load current flows through D2 and the voltage drop across RL will be equal to the input voltage. It is noted that the load current flows in the both the half cycles of ac voltage and in the same direction through the load resistance.

i) **AVERAGEVOLTAGE**

\[
V_{dc} = I_{dc} \cdot R_L = \frac{2}{\pi} I_m \cdot R_L
\]

\[
\therefore V_{dc} = \frac{2V_m R_L}{\pi (R_s + R_f + R_L)}
\]

If \((R_s + R_f) \ll R_L\),

\[
V_{dc} = \frac{2V_m}{\pi} = 0.637V_m.
\]

ii) **AVERAGE CURRENT**
iii) **RMS VOLTAGE:**

\[
V_{\text{rms}} = \sqrt{\frac{1}{T} \int_0^T V^2 \, dt}
\]

where \( T \) is the period of the waveform. For a sine wave, this simplifies to:

\[
V_{\text{rms}} = \frac{V_m}{\sqrt{2}}
\]

iv) **RMS CURRENT**

\[
I_{\text{rms}} = \frac{2I_m}{\pi}
\]

v) **PEAK FACTOR**

Peak factor = \( \frac{\text{peak value}}{\text{rms value}} \)
Peak Factor = \frac{V_m}{(V_m / 2)}

Peak Factor = 2

vi) FORM FACTOR

Form factor = \frac{Rms \ value}{Average \ value}

Form factor = \frac{(V_m / \sqrt{2})}{2V_m / \Pi}

Form Factor = 1.11

vii) Ripple Factor:

\gamma = \sqrt{\left(\frac{I_{rms}}{I_{dc}}\right)^2} - 1

for FWR,

I_{rms} = \frac{I_m}{\sqrt{2}} \quad \text{and} \quad I_{dc} = \frac{2I_m}{\pi}

\therefore \gamma_{FWR} = \sqrt{\left(\frac{I_m}{\sqrt{2}} / \frac{2I_m}{\pi}\right)^2} - 1

= \sqrt{\left(\frac{\pi}{2\sqrt{2}}\right)^2} - 1

= \sqrt{\left(\frac{3.1416}{\sqrt{2} \times 1.414}\right)^2} - 1 = 0.483

viii) Efficiency (\eta):

\eta = \frac{o/p \ \text{power}}{i/p \ \text{power}} \times 100
ix) Transformer Utilization Factor (TUF):

The d.c. power to be delivered to the load in a rectifier circuit decides the rating of the transformer used in the circuit. So, transformer utilization factor is defined as

\[ TUF = \frac{P_{dc}}{P_{ac(rated)}} \]

\[ \eta = \frac{P_{dc}}{P_{ac}} \times 100\% \]

For FWR,

\[ P_{dc} = I^2_{dc} \cdot R_L = \left( \frac{2}{\pi} \cdot I_m \right)^2 \cdot R_L \]

\[ P_{ac} = I^2_{rms} \cdot (R_f + R_s + R_L) \]

\[ \left( \frac{I_m}{\sqrt{2}} \right)^2 \cdot (R_f + R_s + R_L) \]

\[ \eta = \frac{\frac{I^2_m}{\pi^2} \cdot 4 \cdot R_L}{\frac{I^2_m}{\pi^2} \cdot (R_f + R_s + R_L)} \]

\[ I_f \cdot (R_f + R_s) \ll R_L \]

\[ \eta = \frac{4}{\pi^2} \cdot \frac{2}{1} = \frac{8}{\pi^2} = 0.812 = 81.2\% \]

x) Peak Inverse Voltage (PIV):

It is defined as the maximum reverse voltage that a diode can withstand without destroying the junction. The peak inverse voltage across a diode is the peak of the negative half-cycle. For half-wave rectifier, PIV is 2Vm
Advantages

1) Ripple factor = 0.482 (against 1.21 for HWR)
2) Rectification efficiency is 0.812 (against 0.405 for HWR)
3) Better TUF (secondary) is 0.574 (0.287 for HWR)
4) No core saturation problem

Disadvantages:
   1) Requires center tapped transformer.

BRIDGE RECTIFIER.

Another type of circuit that produces the same output waveform as the full wave rectifier circuit above, is that of the Full Wave Bridge Rectifier. This type of single phase rectifier uses four individual rectifying diodes connected in a closed loop "bridge" configuration to produce the desired output. The main advantage of this bridge circuit is that it does not require a special centre tapped transformer, thereby reducing its size and cost. The single secondary winding is connected to one side of the diode bridge network and the load to the other side as shown below.
The four diodes labelled $D_1$ to $D_4$ are arranged in "series pairs" with only two diodes conducting current during each half cycle. During the positive half cycle of the supply, diodes $D_1$ and $D_2$ conduct in series while diodes $D_3$ and $D_4$ are reverse biased and the current flows through the load as shown below (fig 7).

**The Positive Half-cycle**

![Diagram of the positive half-cycle](fig7.png)

During the negative half cycle of the supply, diodes $D_3$ and $D_4$ conduct in series (fig 8), but diodes $D_1$ and $D_2$ switch "OFF" as they are now reverse biased. The current flowing through the load is the same direction as before.

![Diagram of the negative half-cycle](fig8.png)

As the current flowing through the load is unidirectional, so the voltage developed across the load is also unidirectional the same as for the previous two diode full-wave rectifier, therefore the average DC
voltage across the load is $0.637V_{\text{max}}$. However in reality, during each half cycle the current flows through two diodes instead of just one so the amplitude of the output voltage is two voltage drops ($2 \times 0.7 = 1.4V$) less than the input $V_{\text{MAX}}$ amplitude. The ripple frequency is now twice the supply frequency (e.g. 100Hz for a 50Hz supply)

Therefore, the following expressions are same as that of full wave rectifier.

a) Average current $I_{\text{dc}} = \frac{2I_m}{\pi}$

b) RMS current $I_{\text{rms}} = \frac{I_m}{\sqrt{2}}$

c) DC output voltage (no load) $V_{\text{DC}} = \frac{2V_m}{\pi}$

d) Ripple factor $\gamma = 0.482$

e) Rectification efficiency $\eta = 0.812$

f) DC output voltage full load.

$V_{\text{DCFL}} = \frac{2V_m}{\pi} - I_{\text{dc}}(R_s + 2R_f)$; i.e., less by one diode loss.

TUF of both primary & secondary are 0.812 therefore TUF overall is 0.812 (better than FWR with 0.693)

<table>
<thead>
<tr>
<th>SL No.</th>
<th>Parameter</th>
<th>HWR</th>
<th>FWR</th>
<th>BR</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>No. of diodes</td>
<td>1</td>
<td>2</td>
<td>4</td>
</tr>
<tr>
<td>2</td>
<td>PIV of diodes</td>
<td>$V_m$</td>
<td>$2V_m$</td>
<td>$V_m$</td>
</tr>
<tr>
<td>3</td>
<td>Secondary voltage (rms)</td>
<td>$V$</td>
<td>$V\cdot 0\cdot V$</td>
<td>$V$</td>
</tr>
<tr>
<td>4</td>
<td>DC output voltage at no load</td>
<td>$\frac{V_n}{\pi} = 0.318 V_m$</td>
<td>$\frac{2V_n}{\pi} = 0.636 V_m$</td>
<td>$\frac{2V_n}{\pi} = 0.636 V_m$</td>
</tr>
<tr>
<td>5</td>
<td>Ripple factor $\gamma$</td>
<td>1.21</td>
<td>0.482</td>
<td>0.482</td>
</tr>
<tr>
<td>6</td>
<td>Ripple frequency $f$</td>
<td>f</td>
<td>2f</td>
<td>2f</td>
</tr>
<tr>
<td>7</td>
<td>Rectification efficiency $\eta$</td>
<td>0.406</td>
<td>0.812</td>
<td>0.812</td>
</tr>
<tr>
<td>8</td>
<td>TUF</td>
<td>0.287</td>
<td>0.693</td>
<td>0.812</td>
</tr>
</tbody>
</table>

FILTERS

The output of a rectifier contains dc component as well as ac component. Filters are used to minimize the undesirable ac i.e., ripple leaving only the dc component to appear at the output.
Some important filters are:

1. Inductor filter
2. Capacitor filter
3. LC or L section filter
4. CLC or Π-type filter

**CAPACITOR FILTER**

This is the most simple form of the filter circuit and in this arrangement a high value capacitor C is placed directly across the output terminals, as shown in figure. During the conduction period it gets charged and stores up energy to it during non-conduction period. Through this process, the time duration during which Ft is to be noted here that the capacitor C gets charged to the peak because there is no resistance (except the negligible forward resistance of diode) in the charging path. But the discharging time is quite large (roughly 100 times more than the charging time depending upon the value of RL) because it discharges through load resistance RL.

The function of the capacitor filter may be viewed in terms of impedances. The large value capacitor C offers a low impedance shunt path to the ac components or ripples but offers high impedance to the dc component. Thus ripples get bypassed through capacitor C and only dc component flows through the load resistance RL.

*Capacitor filter is very popular because of its low cost, small size, light weight and good characteristics.*
Circuit Diagram

Input voltage Waveform to Rectifier

Rectified and filtered Output Voltage Waveform

Load Current Waveform

Half-wave Rectifier With Shunt Capacitor Filter

www.CircuitsToday.com
CAPACITOR FILTER WITH HWR

Cut In angle – $\omega t_2$

Cut out angle = $\omega t_1$

$\omega t_1 = \pi - \tan^{-1} WCR_L$

(a) Capacitor charging through diode ($\omega t_2 - \omega t_1$)
(b) Capacitor discharging through $R_L$ ($\omega t_1$ to $\omega t_2$)
(c) Average (DC) voltage with fitter
(d) Average (DC) voltage without fitter.

CAPACITOR FILTER WITH FWR
Ripple factor \( r = \frac{1}{4\sqrt{3} f C R_L} \)

Ripple freq \( f_{WR} = 2 \) ripple freq \( f_{HR} \).
The worthnoting points about shunt capacitor filter are:

1. For a fixed-value filter capacitance larger the load resistance $R_L$ larger will be the discharge time constant $C_R L$ and therefore, lower the ripples and more the output voltage. On the other hand lower the load resistance (or more the load current), lower will be the output voltage.

2. Similarly smaller the filter capacitor, the less charge it can hold and more it will discharge. Thus the peak-to-peak value of the ripple will increase, and the average dc level will decrease. Larger the filter capacitor, the more charge it can hold and the less it will discharge. Hence the peak-to-peak value of the ripple will be less, and the average dc level will increase. But, the maximum value of the capacitance that can be employed is limited by another factor. The larger the capacitance value, the greater is the current required to charge the capacitor to a given voltage. The maximum current that can be handled by a diode is limited by the figure quoted by the manufacturer. Thus the maximum value of the capacitance, that can be used in the shunt filter capacitor is limited.

**Series Inductor Filter.**

In this arrangement a high value inductor or choke $L$ is connected in series with the rectifier element and the load, as illustrated in figure. The filtering action of an inductor filter depends upon its property of opposing any change in the current flowing through it. When the output current of the rectifier
increases above a certain value, energy is stored in it in the form of magnetic field and this energy is
given up when the output current falls below the average value. Thus by placing a choke coil in series
with the rectifier output and load, any sudden change in current that might have occurred in the circuit
without an inductor is smoothed out by the presence of the inductor L.

The function of the inductor filter may be viewed in terms of impedances. The choke offers high
impedance to the ac components but offers almost zero resistance to the desired dc components. Thus
ripples are removed to a large extent. Nature of the output voltage without filter and with choke filter
is shown in figure.

For dc (zero frequency), the choke resistance $R_c$ in series with the load resistance $R_L$ forms a voltage
divider and dc voltage across the load is given as

$$V_{dc} = \frac{R_c}{R_c + R_L} V_{max}$$

where $V_{dc}$ is dc voltage output from a full-wave rectifier. Usually choke coil resistance $R_c$, is much small
than $R_L$ and, therefore, almost entire of the dc voltage is available across the load resistance $R_L$.

Since the reactance of inductor increases with the increase in frequency, better filtering of the higher
harmonic components takes place, so effect of third and higher harmonic voltages can be neglected.

As obvious from equation , if choke coil resistance $R_c$ is negligible in comparison to load resistance $R_L$,
then the entire dc component of rectifier output is available across 2 $R_L$ and is equal to $- V_{L_{max}}$. The ac
voltage partly drops across $X_L$ and partly over $R_L$.

**L-SECTION FILTER:**

A simple series inductor reduces both the peak and effective values of the output current and output
voltage. On the other hand a simple **shunt capacitor filter** reduces the ripple voltage but increases the
diode current. The diode may get damaged due to large current and at the same time it causes greater
heating of supply transformer resulting in reduced efficiency.

In an inductor filter, ripple factor increases with the increase in load resistance $R_L$ while in a capacitor
filter it varies inversely with load resistance $R_L$.

From economical point of view also, neither series inductor nor shunt capacitor type filters are
suitable.

Practical **filter-circuits** are derived by combining the voltage stabilizing action of shunt capacitor with
the current smoothing action of series choke coil. By using combination of inductor and capacitor
ripple factor can be lowered, diode current can be restricted and simultaneously ripple factor can be
made almost independent of load resistance (or load current). Two types of most commonly used
combinations are choke-input or L-section filter-and capacitor-input or Pi-Filter.
Choke-input filter is explained below:

Choke-input filter consists of a choke L connected in series with the rectifier and a capacitor C connected across the load. This is also sometimes called the L-section filter because in this arrangement inductor and capacitor are connected, as an inverted L. In figure only one filter section is shown. But several identical sections are often employed to improve the smoothing action. (The choke L on the input side of the filter readily allows dc to pass but opposes the flow of ac components because its dc resistance is negligibly small but ac impedance is large. Any fluctuation that remains in the current even after passing through the choke are largely by-passed around the load by the shunt capacitor because $X_C$ is much smaller than $R_L$. Ripples can be reduced effectively by making $X_L$ greater than $X_C$ at ripple frequency. However, a small ripple still remains in the filtered output and this is considered negligible if it than 1%. The rectified and filtered output voltage waveforms from a full-wave rectifier with choke-input filter are shown in figure.
**Π-SECTION FILTER:**

![Circuit Diagram](image)

Such a filter consists of a shunt capacitor C1 at the input followed by an L-section filter formed by series inductor L and shunt capacitor C2. This is also called the ndefter because the shape of the circuit diagram for this filter appears like Greek letter n (pi). Since the rectifier feeds directly into the capacitor so it is also called capacitor input filter.

As the rectified output is fed directly into a capacitor C1. Such a filter can be used with a half-wave rectifier (series inductor and L-section filters cannot be used with half-wave rectifiers). Usually electrolytic capacitors are used even though their capacitances are large but they occupy minimum space. Usually both capacitors C1 and C2 are enclosed in one metal container. The metal container serves as, the common ground for the two capacitors.

A capacitor-input or pi-filter is characterized by a high voltage output at low current drains. Such a filter is used, if, for a given transformer, higher voltage than that can be obtained from an L-section filter is required and if low ripple than that can be obtained from a shunt capacitor filter or L-section filter is desired. In this filter, the input capacitor C1 is selected to offer very low reactance to the ripple frequency. Hence major part of filtering is accomplished by the input capacitor C1. Most of the remaining ripple is removed by the L-section filter consisting of a choke L and capacitor C2.)

**Capacitor-Input or Pi-Filter.**

![Rectified and Filtered Output Voltage Waveform](image)
The action of this filter can best be understood by considering the action of L-section filter, formed by \( L \) and \( C_2 \), upon the triangular output voltage wave from the input capacitor \( C_1 \) The charging and discharging action of input capacitor \( C_1 \) has already been discussed. The output voltage is roughly the same as across input capacitor \( C_1 \) less the dc voltage drop in inductor. The ripples contained in this output are reduced further by L-section filter. The output voltage of pi-filter falls off rapidly with the increase in load-current and, therefore, the voltage regulation with this filter is very poor.

**SALIENT FEATURES OF L-SECTION AND PI-FILTERS.**

1. In pi-filter the dc output voltage is much larger than that can be had from an L-section filter with the same input voltage.

2. In pi-filter ripples are less in comparison to those in shunt capacitor or L-section filter. So smaller valued choke is required in a pi-filter in comparison to that required in L-section filter.

3. In pi-filter, the capacitor is to be charged to the peak value hence the rms current in supply transformer is larger as compared in case of L-section filter.

4. Voltage regulation in case of pi-filter is very poor, as already mentioned. So \( n \)-filters are suitable for fixed loads whereas L-section filters can work satisfactorily with varying loads provided a minimum current is maintained.

5. In case of a pi-filter PIV is larger than that in case of an L-section filter.

**COMPARISON OF FILTERS**

1) A capacitor filter provides \( V_m \) volts at less load current. But regulation is poor.

2) An Inductor filter gives high ripple voltage for low load currents. It is used for high load currents

3) L – Section filter gives a ripple factor independent of load current. Voltage Regulation can be improved by use of bleeder resistance

4) Multiple L – Section filter or \( \pi \) filters give much less ripple than the single L – Section Filter.
UNIT III
BIPOLAR JUNCTION TRANSISTOR

INTRODUCTION

A bipolar junction transistor (BJT) is a three terminal device in which operation depends on the interaction of both majority and minority carriers and hence the name bipolar. The BJT is analogues to vacuum triode and is comparatively smaller in size. It is used as amplifier and oscillator circuits, and as a switch in digital circuits. It has wide applications in computers, satellites and other modern communication systems.

CONSTRUCTION OF BJT AND ITS SYMBOLS

The Bipolar Transistor basic construction consists of two PN-junctions producing three connecting terminals with each terminal being given a name to identify it from the other two. These three terminals are known and labelled as the Emitter (E), the Base (B) and the Collector (C) respectively. There are two basic types of bipolar transistor construction, PNP and NPN, which basically describes the physical arrangement of the P-type and N-type semiconductor materials from which they are made.

Transistors are three terminal active devices made from different semiconductor materials that can act as either an insulator or a conductor by the application of a small signal voltage. The transistor’s ability to change between these two states enables it to have two basic functions: "switching" (digital electronics) or "amplification" (analogue electronics). Then bipolar transistors have the ability to operate within three different regions:

1. Active Region - the transistor operates as an amplifier and \( I_c = \beta I_b \)
2. Saturation - the transistor is "fully-ON" operating as a switch and \( I_c = I_{(saturation)} \)
3. Cut-off - the transistor is "fully-OFF" operating as a switch and \( I_c = 0 \)

Bipolar Transistors are current regulating devices that control the amount of current flowing through them in proportion to the amount of biasing voltage applied to their base terminal acting like a current-controlled switch. The principle of operation of the two transistor types PNP and NPN, is exactly the same the only difference being in their biasing and the polarity of the power supply for each type(fig 1).
Bipolar Transistor Construction

The construction and circuit symbols for both the PNP and NPN bipolar transistor are given above with the arrow in the circuit symbol always showing the direction of "conventional current flow" between the base terminal and its emitter terminal. The direction of the arrow always points from the positive P-type region to the negative N-type region for both transistor types, exactly the same as for the standard diode symbol.
The above fig 3.2 shows the various current components, which flow across the forward biased emitter junction and reverse- biased collector junction. The emitter current $I_E$ consists of hole current $I_{PE}$ (holes crossing from emitter into base) and electron current $I_{nE}$ (electrons crossing from base into emitter). The ratio of hole to electron currents, $I_{PE}/I_{nE}$, crossing the emitter junction is proportional to the ratio of the conductivity of the p material to that of the n material. In a transistor, the doping of that of the emitter is made much larger than the doping of the base. This feature ensures (in p-n-p transistor) that the emitter current consists almost entirely of holes. Such a situation is desired since the current which results from electrons crossing the emitter junction from base to emitter do not contribute carriers, which can reach the collector.

Not all the holes crossing the emitter junction $J_E$ reach the collector junction $J_C$. Because some of them combine with the electrons in n-type base. If $I_{PC}$ is hole current at junction $J_C$ there must be a bulk recombination current ($I_{PE}, I_{PC}$) leaving the base.
Actually, electrons enter the base region through the base lead to supply those charges, which have been lost by recombination with the holes injected into the base across $J_e$. If the emitter were open circuited so that $I_E=0$ then $I_{PC}$ would be zero. Under these circumstances, the base and collector current $I_C$ would equal the reverse saturation current $I_{CO}$. If $I_E \neq 0$ then

$$I_C = I_{CO} - I_{PC}$$

For a p-n-p transistor, $I_{CO}$ consists of holes moving across $J_C$ from left to right (base to collector) and electrons crossing $J_C$ in opposite direction. Assumed referenced direction for $I_{CO}$ i.e. from right to left, then for a p-n-p transistor, $I_{CO}$ is negative. For an n-p-n transistor, $I_{CO}$ is positive. The basic operation will be described using the pnp transistor. The operation of the pnp transistor is exactly the same if the roles played by the electron and hole are interchanged.

One p-n junction of a transistor is reverse-biased, whereas the other is forward-biased.

3.3a Forward-biased junction of a pnp transistor

3.3b Reverse-biased junction of a pnp transistor
Both biasing potentials have been applied to a pnp transistor and resulting majority and minority carrier flows indicated.

Majority carriers (+) will diffuse across the forward-biased p-n junction into the n-type material.

A very small number of carriers (+) will through n-type material to the base terminal. Resulting IB is typically in order of microamperes.

The large number of majority carriers will diffuse across the reverse-biased junction into the p-type material connected to the collector terminal.

Applying KCL to the transistor:

\[ I_E = I_C + I_B \]

The comprises of two components – the majority and minority carriers

\[ I_C = I_{C_{majority}} + I_{C_{minority}} \]

\( I_{CO} \) – \( I_C \) current with emitter terminal open and is called leakage current

Various parameters which relate the current components is given below

**Emitter efficiency:**

\[ \gamma = \frac{\text{current of injected carriers at } J_E}{\text{total emitter current}} \]

\[ \gamma = \frac{I_{PE}}{I_{pE} + I_{nE}} = \frac{I_{pE}}{I_{nE}} \]
Transport Factor:

\[ \beta^* = \frac{\text{injected carrier current reaching } I_C}{\text{injected carrier current at } I_E} \]
\[ \beta^* = \frac{I_{pC}}{I_{nE}} \]

Large signal current gain:

The ratio of the negative of collector current increment to the emitter current change from zero (cut-off) to \( I_E \) the large signal current gain of a common base transistor.

\[ \alpha = \frac{- (I_C - I_{CO})}{I_E} \]

Since \( I_C \) and \( I_E \) have opposite signs, then \( \alpha \), as defined, is always positive. Typically numerical values of \( \alpha \) lie in the range of 0.90 to 0.995

\[ \alpha = \frac{I_{pC}}{I_E} \cdot \frac{I_{pC}^*}{I_{nE}} \cdot \frac{I_{pE}}{I_E} \]
\[ \alpha = \beta^* \gamma \]

The transistor alpha is the product of the transport factor and the emitter efficiency. This statement assumes that the collector multiplication ratio \( \alpha^* \) is unity. \( \alpha^* \) is the ratio of total current crossing \( J_C \) to hole arriving at the junction.

**Bipolar Transistor Configurations**

As the Bipolar Transistor is a three terminal device, there are basically three possible ways to connect it within an electronic circuit with one terminal being common to both the input and output. Each method of connection responding differently to its input signal within a circuit as the static characteristics of the transistor vary with each circuit arrangement.

- 1. Common Base Configuration - has Voltage Gain but no Current Gain.
- 2. Common Emitter Configuration - has both Current and Voltage Gain.
- 3. Common Collector Configuration - has Current Gain but no Voltage Gain.
COMMON-BASE CONFIGURATION

Common-base terminology is derived from the fact that the base is common to both input and output of the configuration. Base is usually the terminal closest to or at ground potential. Majority carriers can cross the reverse-biased junction because the injected majority carriers will appear as minority carriers in the n-type material. All current directions will refer to conventional (hole) flow and the arrows in all electronic symbols have a direction defined by this convention.

Note that the applied biasing (voltage sources) are such as to establish current in the direction indicated for each branch.

Fig 3.4 CB Configuration

To describe the behavior of common-base amplifiers requires two set of characteristics:

1. Input or driving point characteristics.
2. Output or collector characteristics

The output characteristics has 3 basic regions:

- Active region – defined by the biasing arrangements
- Cutoff region – region where the collector current is 0A
**Saturation region** - region of the characteristics to the left of $V_{CB} = 0V$

---

**Active region**
- $I_e$ increased, $I_c$ increased
- BE junction forward bias and CB junction reverse bias
- Refer to the graph, $I_c \approx I_e$
- $I_c$ not depends on $V_{CB}$
- Suitable region for the transistor working as amplifier

**Saturation region**
- BE and CB junction is forward bias
- Small changes in $V_{CB}$ will cause big different to $I_c$
- The allocation for this region is to the left of $V_{CB} = 0V$

**Cut-off region**
- Region below the line of $I_e=0 \, A$
- BE and CB is reverse bias
- no current flow at collector, only leakage current

---

The curves (output characteristics) clearly indicate that a first approximation to the relationship between $I_e$ and $I_c$ in the active region is given by

$I_c \approx I_e$

Once a transistor is in the ‘on’ state, the base-emitter voltage will be assumed to be $V_{BE} = 0.7V$
In the dc mode the level of $I_C$ and $I_E$ due to the majority carriers are related by a quantity called alpha

$$\alpha = \alpha_{dc}$$

$$I_C = \alpha I_E + I_{CBO}$$

It can then be summarize to $I_C = \alpha I_E$ (ignore $I_{CBO}$ due to small value)

For ac situations where the point of operation moves on the characteristics curve, an ac alpha defined by $\alpha_{ac}$

Alpha a common base current gain factor that shows the efficiency by calculating the current percent from current flow from emitter to collector. The value of $\alpha$ is typical from 0.9 ~ 0.998.

**Biasing:** Proper biasing CB configuration in active region by approximation $I_C \approx I_E$ ($I_B \approx 0$ uA)

Fig 3.6 CE Configuration
TRANSISTOR AS AN AMPLIFIER

Fig 3.7 Basic Transistor Amplifier Circuit

Common-Emitter Configuration

It is called common-emitter configuration since: emitter is common or reference to both input and output terminals. Emitter is usually the terminal closest to or at ground potential.

Almost amplifier design is using connection of CE due to the high gain for current and voltage.

Two set of characteristics are necessary to describe the behavior for CE; input (base terminal) and output (collector terminal) parameters.

Proper Biasing common-emitter configuration in active region

Fig 3.8 CE Configuration
$I_B$ is microamperes compared to milliamperes of $I_C$.

$I_B$ will flow when $V_{BE} > 0.7V$ for silicon and 0.3V for germanium.

Before this value $I_B$ is very small and no $I_B$.

Base-emitter junction is forward bias Increasing $V_{CE}$ will reduce $I_B$ for different values.

Fig 3.9a Input characteristics for common-emitter npn transistor

Fig 3.9b Output characteristics for common-emitter npn transistor
For small $V_{CE} \ (V_{CE} < V_{CESAT})$, $I_C$ increase linearly with increasing of

$V_{CE} \ V_{CE} > V_{CESAT} \ I_C$ not totally depends on $V_{CE} \rightarrow$ constant $I_C$

$I_B(\mu A)$ is very small compare to $I_C$ (mA). Small increase in $I_B$ cause big increase in $I_C$

$I_B=0 \ A \rightarrow I_{CEO}$ occur.

Noticing the value when $I_C=0A$. There is still some value of current flows.

<table>
<thead>
<tr>
<th>Active region</th>
<th>Saturation region</th>
<th>Cut-off region</th>
</tr>
</thead>
</table>
| • B-E junction is forward bias
• C-B junction is reverse bias
• Can be employed for voltage, current and power amplification
| • B-E and C-B junction is forward bias, thus the values of $I_B$ and $I_C$ is too big.
• The value of $V_{CE}$ is so small.
• Suitable region when the transistor as a logic switch.
• NOT and avoid this region when the transistor as an amplifier. |
| • Region below $I_B=0\mu A$ is to be avoided if an undistorted input signal is required
• B-E junction and C-B junction is reverse bias
• $I_B=0$, $I_C$ not zero, during this condition $I_C=I_{CEO}$ where is this current flow when B-E is reverse bias. |

**Beta ($\beta$) or amplification factor**

The ratio of dc collector current (IC) to the dc base current (IB) is dc beta ($\beta_{dc}$) which is dc current gain where IC and IB are determined at a particular operating point, Q-point (quiescent point). It’s define by the following equation:

$$30 < \beta_{dc} < 300 \rightarrow 2N3904$$

On data sheet, $\beta_{dc}=hfe$ with $h$ is derived from ac hybrid equivalent cct. FE are derived from forward-current amplification and common-emitter configuration respectively.
For ac conditions, an ac beta has been defined as the changes of collector current ($I_C$) compared to the changes of base current ($I_B$) where $I_C$ and $I_B$ are determined at operating point. On data sheet, $\beta_{ac}=hfe$ It can defined by the following equation:

$$\beta_{ac} = \frac{\Delta I_C}{\Delta I_B} \bigg|_{V_{CE}=\text{constant}}$$

From output characteristics of commonemitter configuration, find $\beta_{ac}$ and $\beta_{dc}$ with an Operating point at $I_B=25 \, \mu A$ and $V_{CE}=7.5V$

$$\beta_{ac} = \frac{I_C_2 - I_C_1}{I_B_2 - I_B_1} = \frac{3.2 \, m - 2.2 \, m}{30 \, \mu - 20 \, \mu}$$

$$= \frac{1 \, m}{10 \, \mu} = 100$$

$$\beta_{dc} = \frac{I_C}{I_B} = \frac{2.7 \, m}{25 \, \mu} = 108$$
Relationship analysis between $\alpha$ and $\beta$

**CASE 1**

$I_E = I_C + I_B$ \hspace{1cm} (1)

Substitute $I_C = \beta I_B$ into (1) we get

$$I_E = (\beta + 1)I_B$$

**CASE 2**

known: $\alpha = \frac{I_C}{I_E} \Rightarrow I_E = \frac{I_C}{\alpha}$ \hspace{1cm} (2)

known: $\beta = \frac{I_C}{I_B} \Rightarrow I_B = \frac{I_C}{\beta}$ \hspace{1cm} (3)

Substitute (2) and (3) into (1) we get,

$$\alpha = \frac{\beta}{\beta + 1} \quad \text{and} \quad \beta = \frac{\alpha}{1 - \alpha}$$

**COMMON – COLLECTOR CONFIGURATION**

Also called emitter-follower (EF). It is called common-emitter configuration since both the signal source and the load share the collector terminal as a common connection point. The output voltage is obtained at emitter terminal. The input characteristic of common-collector configuration is
similar with common-emitter configuration. Common-collector circuit configuration is provided with the load resistor connected from emitter to ground. It is used primarily for impedance-matching purpose since it has high input impedance and low output impedance.

![Common Collector Configuration Diagram](image)

**Fig 3.10 CC Configuration**

For the common-collector configuration, the output characteristics are a plot of $I_E$ vs $V_{CE}$ for a range of values of $I_B$.

![Output Characteristics Diagram](image)

**Fig 3.11 Output Characteristics of CC Configuration for npn Transistor**
**Limits of Operation**

Many BJT transistors are used as amplifiers. Thus, it is important to notice the limits of operations. At least three maximum values are mentioned in the data sheet.

There are:

a) Maximum power dissipation at collector: $P_{C_{\text{max}}}$ or $P_D$

b) Maximum collector-emitter voltage: $V_{CE_{\text{max}}}$ sometimes named as $V_{BR(CEO)}$ or $V_{CEO}$.

c) Maximum collector current: $I_{C_{\text{max}}}$

There are few rules that need to be followed for BJT transistors used as amplifiers. The rules are: the transistor needs to operate in the active region!

$I_C < I_{C_{\text{max}}}$

$P_C < P_{C_{\text{max}}}$

Note: $V_{CE}$ is at maximum and $I_C$ is at minimum ($I_{C_{\text{MAX}}} = I_{CEO}$) in the cutoff region. $I_C$ is at maximum and $V_{CE}$ is at minimum ($V_{CE\text{ max}} = V_{CESat} = V_{CEO}$) in the saturation region. The transistor operates in the active region between saturation and cutoff.
Refer to the fig. Example; A derating factor of 2mW/°C indicates the power dissipation is reduced 2mW each degree centigrade increase of temperature.

**Step 1:**

The maximum collector power dissipation,

\[ P_D = I_{C_{MAX}} \times V_{CE_{MAX}} = 18 \times 20 = 360 \text{ mW} \]

**Step 2:**

At any point on the characteristics the product of and must be equal to 360 mW.

Ex. 1. If choose \( I_{C_{MAX}} = 5 \text{ mA} \), substitute into the (1), we get

\[ V_{CE_{MAX}}I_{C_{MAX}} = 360 \text{ mW} \]

\[ V_{CE_{MAX}}(5 \text{ m}) = 360 / 5 = 7.2 \text{ V} \]
Ex.2. If choose \( V_{CE_{\text{max}}} = 18 \text{ V} \), substitute into (1), we get

\[
V_{CE_{\text{max}}} I_{C_{\text{max}}} = 360 \text{ mW}
\]

(10) \( I_{C_{\text{MAX}}} = \frac{360\text{ mW}}{18} = 20 \text{ mA} \)

**Derating \( P_{\text{DMAX}} \)**

\( P_{\text{DMAX}} \) is usually specified at 25°C.

The higher temperature goes, the less is \( P_{\text{DMAX}} \)

Example; A derating factor of 2mW/°C indicates the power dissipation is reduced 2mW each degree centigrade increase of temperature.

**BJT HYBRID MODEL**

**Small signal low frequency transistor Models:**

All the transistor amplifiers are two port networks having two voltages and two currents. The positive directions of voltages and currents are shown in **fig. 1**.

![Fig. 1](image)

A two-port network is represented by four external variables: voltage \( V_1 \) and current \( I_1 \) at the input port, and voltage \( V_2 \) and current \( I_2 \) at the output port, so that the two-port network can be treated as a black box modeled by the relationships between the four variables, \( V_1, V_2, I_1, I_2 \). Out of four variables two can be selected as are independent variables and two are dependent variables. The dependent variables can be expressed in terms of independent variables. This leads to various two port parameters out of which the following three are important:

1. Impedance parameters (\( z \)-parameters)
2. Admittance parameters (\( y \)-parameters)
3. Hybrid parameters (\( h \)-parameters)
**z-parameters**

A two-port network can be described by z-parameters as

\[
V_1 = Z_{11}I_1 + Z_{12}I_2 \\
V_2 = Z_{21}I_1 + Z_{22}I_2
\]

In matrix form, the above equation can be rewritten as

\[
\begin{bmatrix}
V_1 \\
V_2
\end{bmatrix} =
\begin{bmatrix}
Z_{11} & Z_{12} \\
Z_{21} & Z_{22}
\end{bmatrix}
\begin{bmatrix}
I_1 \\
I_2
\end{bmatrix}
\]

Where

\[
Z_{11} = \left. \frac{V_1}{I_1} \right|_{I_2=0}
\]

Input impedance with output port open circuited

\[
Z_{12} = \left. \frac{V_1}{I_2} \right|_{I_1=0}
\]

Reverse transfer impedance with input port open circuited

\[
Z_{21} = \left. \frac{V_2}{I_1} \right|_{I_2=0}
\]

Forward transfer impedance with output port open circuited

\[
Z_{22} = \left. \frac{V_2}{I_2} \right|_{I_1=0}
\]

Output impedance with input port open circuited

**Y-parameters**

A two-port network can be described by Y-parameters as

\[
I_1 = Y_{11}V_1 + Y_{12}V_2 \\
I_2 = Y_{21}V_1 + Y_{22}V_2
\]

In matrix form, the above equation can be rewritten as
\[
\begin{bmatrix}
I_1 \\
I_2
\end{bmatrix} =
\begin{bmatrix}
y_{11} & y_{12} \\
y_{21} & y_{22}
\end{bmatrix}
\begin{bmatrix}
V_1 \\
V_2
\end{bmatrix}
\]

\[y_{11} = \left. \frac{I_1}{V_1} \right|_{V_2=0}\]

Input admittance with output port short circuited

\[y_{12} = \left. \frac{I_1}{V_2} \right|_{V_1=0}\]

Reverse transfer admittance with input port short circuited

\[y_{21} = \left. \frac{I_2}{V_1} \right|_{V_2=0}\]

Forward transfer admittance with output port short circuited

\[y_{22} = \left. \frac{I_2}{V_2} \right|_{V_1=0}\]

Output admittance with input port short circuited

**Hybrid parameters (h-parameters)**

If the input current I1 and output voltage V2 are taken as independent variables, the dependent variables V1 and I2 can be written as

\[
\begin{bmatrix}
V_1 \\
I_2
\end{bmatrix} =
\begin{bmatrix}
h_{11} & h_{12} \\
h_{21} & h_{22}
\end{bmatrix}
\begin{bmatrix}
I_1 \\
V_2
\end{bmatrix}
\]

Where \(h_{11}, h_{12}, h_{21}, h_{22}\) are called as hybrid parameters.

\[h_{11} = \left. \frac{V_1}{I_1} \right|_{V_2=0}\]

Input impedance with o/p port short circuited
\( h_{12} = \frac{V_1}{V_2} \bigg|_{I_1=0} \)

Reverse voltage transfer ratio with i/p port open circuited

\( h_{21} = \frac{I_2}{I_1} \bigg|_{V_2=0} \)

Forward voltage transfer ratio with o/p port short circuited

\( h_{22} = \frac{I_2}{V_2} \bigg|_{I_1=0} \)

output impedance with i/p port open circuited

THE HYBRID MODEL FOR TWO PORT NETWORK:

Based on the definition of hybrid parameters the mathematical model for two port networks known as h-parameter model can be developed. The hybrid equations can be written as:

\[ V_1 = h_i I_1 + h_r V_2 \]

\[ I_2 = h_f I_1 + h_o V_2 \]

(The following convenient alternative subscript notation is recommended by the IEEE Standards:

\( i = 11 = \text{input} \quad o = 22 = \text{output} \)

\( f = 21 = \text{forward transfer} \quad r = 12 = \text{reverse transfer} \)

We may now use the four h parameters to construct a mathematical model of the device of Fig.(1). The hybrid circuit for any device indicated in Fig.(2). We can verify that the model of Fig.(2) satisfies above equations by writing Kirchhoff’svoltage and current laws for input and output ports.
If these parameters are specified for a particular configuration, then suffixes e, b or c are also included, e.g. $h_{fe}, h_{ib}$ are $h$ parameters of common emitter and common collector amplifiers.

Using two equations the generalized model of the amplifier can be drawn as shown in **Fig. 2**.

**TRANSISTOR HYBRID MODEL:**
The hybrid model for a transistor amplifier can be derived as follow:

Let us consider CE configuration as show in **Fig. 3**. The variables, $i_b$, $i_c$, $v_C$, and $v_b$ represent total instantaneous currents and voltages $i_b$ and $v_C$ can be taken as independent variables and $v_b$, $i_c$ as dependent variables.
Fig. 3

\[ V_B = f_1 (i_B, v_C) \]
\[ I_C = f_2 (i_B, v_C). \]

Using Taylor's series expression, and neglecting higher order terms we obtain.

\[ \Delta v_B = \frac{\partial f_1}{\partial i_B} \bigg|_{v_C} \Delta i_B + \frac{\partial f_1}{\partial v_C} \bigg|_{i_B} \Delta v_C \]
\[ \Delta i_C = \frac{\partial f_2}{\partial i_B} \bigg|_{v_C} \Delta i_B + \frac{\partial f_2}{\partial v_C} \bigg|_{i_B} \Delta v_C \]

The partial derivatives are taken keeping the collector voltage or base current constant. The \( \Delta v_B, \Delta v_C, \Delta i_B, \Delta i_C \) represent the small signal (incremental) base and collector current and voltage and can be represented as \( v_B, i_C, i_B, v_C \).

\[ \therefore v_B = h_{ie} i_B + h_{re} v_C \]
\[ i_C = h_{ie} i_B + h_{oe} v_B \]

where

\[ h_{ie} = \frac{\partial f_1}{\partial i_B} \bigg|_{v_C} ; \quad h_{re} = \frac{\partial f_1}{\partial v_C} \bigg|_{i_B} ; \quad h_{oe} = \frac{\partial f_2}{\partial v_C} \bigg|_{i_B} \]

The model for CE configuration is shown in fig. 4.
To determine the four h-parameters of transistor amplifier, input and output characteristic are used. Input characteristic depicts the relationship between input voltage and input current with output voltage as parameter. The output characteristic depicts the relationship between output voltage and output current with input current as parameter. **Fig. 5**, shows the output characteristics of CE amplifier.

\[
h_{ie} = \frac{\partial i_c}{\partial i_b} \bigg|_{V_C} = \frac{i_{c2} - i_{c1}}{i_{b2} - i_{b1}}
\]

The current increments are taken around the quiescent point Q which corresponds to \( i_b = I_b \) and to the collector voltage \( V_{CE} = V_C \)

\[
h_{oe} = \frac{\partial i_c}{\partial V_C} \bigg|_{i_b}
\]

The value of \( h_{oe} \) at the quiescent operating point is given by the slope of the output characteristic at the operating point (i.e. slope of tangent AB).

\[
h_{ie} = \frac{\partial V_b}{\partial i_b} \approx \frac{\Delta V_b}{\Delta i_b} \bigg|_{V_C}
\]
\( h_{ie} \) is the slope of the appropriate input on fig. 6, at the operating point (slope of tangent EF at Q).

\[
h_{re} = \frac{\Delta V_B}{\Delta V_C} = \frac{\Delta V_B}{\Delta V_C} \bigg|_{i_B} = \frac{V_{B2} - V_{B1}}{V_{C2} - V_{C1}}
\]

A vertical line on the input characteristic represents constant base current. The parameter \( h_{re} \) can be obtained from the ratio \((V_{B2} - V_{B1})\) and \((V_{C2} - V_{C1})\) for at Q.

Typical CE h-parameters of transistor 2N1573 are given below:

\[
\begin{align*}
  h_{ie} &= 1000 \text{ ohm.} \\
  h_{re} &= 2.5 \times 10^{-4} \\
  h_{fe} &= 50 \\
  h_{oe} &= 25 \frac{A}{V}
\end{align*}
\]

**ANALYSIS OF A TRANSISTOR AMPLIFIER USING H-PARAMETERS:**

To form a transistor amplifier it is only necessary to connect an external load and signal source as indicated in fig. 1 and to bias the transistor properly.
Consider the two-port network of CE amplifier. $R_S$ is the source resistance and $Z_L$ is the load impedance. h-parameters are assumed to be constant over the operating range. The ac equivalent circuit is shown in Fig. 2. (Phasor notations are used assuming sinusoidal voltage input). The quantities of interest are the current gain, input impedance, voltage gain, and output impedance.

**Current gain:**

For the transistor amplifier stage, $A_i$ is defined as the ratio of output to input currents.

$$A_i = \frac{I_1}{I_2} = \frac{-I_2}{I_1}$$

**Input impedance:**

The impedance looking into the amplifier input terminals (1,1') is the input impedance $Z_i$

$$Z_i = \frac{V_b}{I_b}$$

$$V_b = h_{le} I_b + h_{re} V_c$$

$$\frac{V_b}{I_b} = h_{le} + h_{re} \frac{V_c}{I_b}$$

$$= h_{le} + h_{re} \frac{h_{fe} Z_L}{I_b}$$

$$\therefore Z_i = h_{le} + h_{re} A_i Z_L$$

$$= h_{le} - h_{re} \frac{h_{fe} Z_L}{1 + h_{oe} Z_L}$$

$$\therefore Z_i = h_{le} - \frac{h_{re} h_{fe}}{Y_L + h_{oe}}$$

(since $Y_L = \frac{1}{Z_L}$)
Voltage gain:

The ratio of output voltage to input voltage gives the gain of the transistors.

\[ A_v = \frac{V_c}{V_b} = \frac{I_c}{V_b} \frac{Z_L}{V_b} \]

\[ \therefore A_v = \frac{I_b A_i Z_L}{V_b} = \frac{A_i Z_L}{Z_i} \]

Output Admittance:

\[ \gamma_0 = \left| \frac{i_c}{V_s} \right| \rightarrow 0 \]

\[ i_c = h_b b + h_{oe} V_c \]

\[ \frac{I_c}{V_c} = h_{re} \frac{b}{V_c} + h_{oe} \]

when \( V'_s = 0 \), \( b' V_c b' + h_{re} + h_{oe} V_c = 0 \).

\[ \frac{b}{V_c} = -\frac{h_{re}}{R_s + h_{ie}} \]

\[ \therefore Y_0 = h_{oe} - \frac{h_{re} h_{re}}{R_s + h_{ie}} \]

Voltage amplification taking into account source impedance (\( R_s \)) is given by

\[ A_{vS} = \frac{V_c}{V'_s} = \frac{V'_c}{V'_S} \frac{V'_b}{V'_S} \left( V'_b = \frac{V'_c}{R_s + Z_i} \right) \]

\[ = A_v \frac{Z_i}{Z_i + R_s} \]

\[ = A_i \frac{Z_L}{Z_i + R_s} \]

It is defined as

\( A_v \) is the voltage gain for an ideal voltage source (\( R_v = 0 \)).

Consider input source to be a current source \( I_s \) in parallel with a resistance \( R_s \) as shown in fig. 3.

![Fig. 3](image-url)
To analyze multistage amplifier the $h$-parameters of the transistor used are obtained from manufacture data sheet. The manufacture data sheet usually provides $h$-parameter in CE configuration. These parameters may be converted into CC and CB values. For example, $h_{rc}$ in terms of CE parameter can be obtained as follows.

$$\begin{align*}
A_{is} &= \frac{I_c}{I_s} \\
&= \frac{I_c}{I_s} \\
&= \frac{I_s + I_b}{I_b} \\
&= \left( \frac{I_b}{R_s + Z_i} \right) \\
&= A_I \cdot \frac{R_s}{R_s + Z_i} \\
\end{align*}$$

If $R_s \to \infty$, $A_{is} \to A_I$

$h$-parameters

To analyze multistage amplifier the $h$-parameters of the transistor used are obtained from manufacture data sheet. The manufacture data sheet usually provides $h$-parameter in CE configuration. These parameters may be converted into CC and CB values. For example, in terms of CE parameter can be obtained as follows.

$$\begin{align*}
V_{be} &= h_{ie} I_b + h_{re} V_{ce} \\
I_c &= h_{fe} I_b + h_{oe} V_{ce} \\
\end{align*}$$

The circuit can be redrawn like CC transistor configuration as shown in fig. 5.

$$\begin{align*}
V_{bc} &= h_{ie} I_b + h_{rc} V_{ce} \\
I_c &= h_{fe} I_b + h_{oe} V_{ce} \\
\end{align*}$$

Fig. 4

For CE transistor configuration

$$\begin{align*}
V_{be} &= h_{ie} I_b + h_{re} V_{ce} \\
I_c &= h_{fe} I_b + h_{oe} V_{ce} \\
\end{align*}$$

The circuit can be redrawn like CC transistor configuration as shown in fig. 5.

$$\begin{align*}
V_{bc} &= h_{ie} I_b + h_{rc} V_{ce} \\
I_c &= h_{fe} I_b + h_{oe} V_{ce} \\
\end{align*}$$

hybrid model for transistor in three different configurations
Typical h-parameter values for a transistor

<table>
<thead>
<tr>
<th>Parameter</th>
<th>CE</th>
<th>CC</th>
<th>CB</th>
</tr>
</thead>
<tbody>
<tr>
<td>$h_i$</td>
<td>1100 $\Omega$</td>
<td>1100 $\Omega$</td>
<td>22 $\Omega$</td>
</tr>
<tr>
<td>$h_r$</td>
<td>$2.5 \times 10^{-4}$</td>
<td>1</td>
<td>$3 \times 10^{-4}$</td>
</tr>
<tr>
<td>$h_f$</td>
<td>50</td>
<td>-51</td>
<td>-0.98</td>
</tr>
<tr>
<td>$h_o$</td>
<td>25 $\mu$A/V</td>
<td>25 $\mu$A/V</td>
<td>0.49 $\mu$A/V</td>
</tr>
</tbody>
</table>

Analysis of a Transistor amplifier circuit using h-parameters

A transistor amplifier can be constructed by connecting an external load and signal source and biasing the transistor properly.
The two port network of Fig. 1.4 represents a transistor in any one of its configuration. It is assumed that h-parameters remain constant over the operating range. The input is sinusoidal and \( I_1, V_1, I_2 \) and \( V_2 \) are phase quantities.

**Current Gain or Current Amplification (A\(_i\))**

For transistor amplifier the current gain \( A_i \) is defined as the ratio of output current to input current, i.e,

\[
A_i = \frac{I_L}{I_1} = \frac{-I_2}{I_1}
\]

From the circuit of Fig

\[
I_2 = h_r I_1 + h_o V_2
\]

Substituting \( V_2 = I_L Z_L = -I_2 Z_L \)

\[
I_2 = h_r I_1 - I_2 Z_L h_o
\]
\[ I_2 + I_2Z_L h_o = h_f I_1 \]
\[ I_2 (1+ Z_L h_o) = h_f I_1 \]

\[ A_i = -I_2 / I_1 = -h_f / (1+ Z_L h_o) \]

Therefore,

\[ A_i = -h_f / (1+ Z_L h_o) \]

**Input Impedence (Z_i)**

In the circuit of Fig , \( R_S \) is the signal source resistance. The impedance seen when looking into the amplifier terminals \((1,1')\) is the amplifier input impedance \( Z_i \),

\[ Z_i = V_1 / I_1 \]

From the input circuit of Fig \( V_1 = h_i I_1 + h_r V_2 \)

\[ Z_i = (h_i I_1 + h_r V_2) / I_1 \]

\[ = h_i + h_r V_2 / I_1 \]

Substituting

\[ V_2 = -I_2 Z_L = A_1 I_1 Z_L \]

\[ Z_i = h_i + h_r A_1 I_1 Z_L / I_1 \]

\[ = h_i + h_r A_1 Z_L \]

Substituting for \( A_i \)

\[ Z_i = h_i - h_f h_r Z_L / (1+ h_o Z_L) \]

\[ = h_i - h_f h_r Z_L / Z_L (1/Z_L + h_o) \]

Taking the Load admittance as \( Y_L = 1/Z_L \)

\[ Z_i = h_i - h_f h_r / (Y_L + h_o) \]
Voltage Gain or Voltage Gain Amplification Factor ($A_v$)

The ratio of output voltage $V_2$ to input voltage $V_1$ gives the voltage gain of the transistor i.e.,

$$A_v = \frac{V_2}{V_1}$$

Substituting

$$V_2 = -I_2 Z_L = A_1 I_1 Z_L$$

$$A_v = \frac{A_1 I_1 Z_L}{V_1} = A_i Z_L / Z_i$$

Output Admittance ($Y_o$)

$Y_o$ is obtained by setting $V_S$ to zero, $Z_L$ to infinity and by driving the output terminals from a generator $V_2$. If the current $V_2$ is $I_2$ then $Y_o = I_2/V_2$ with $V_S = 0$ and $R_L = \infty$.

From the circuit of fig

$$I_2 = h_f I_1 + h_o V_2$$

Dividing by $V_2$,

$$\frac{I_2}{V_2} = h_f \frac{I_1}{V_2} + h_o$$

With $V_2 = 0$, by KVL in input circuit,

$$R_S I_1 + h_i I_1 + h_r V_2 = 0$$

$$(R_S + h_i) I_1 + h_r V_2 = 0$$

Hence,

$$\frac{I_2}{V_2} = -h_r / (R_S + h_i)$$

$$= h_f (-h_r / (R_S + h_i) + h_o)$$

$$Y_o = h_o - h_f h_r / (R_S + h_i)$$

The output admittance is a function of source resistance. If the source impedance is resistive then $Y_o$ is real.

Voltage Amplification Factor ($A_{vs}$) taking into account the resistance ($R_S$) of the source
This overall voltage gain $A_{vs}$ is given by

$$A_{vs} = \frac{V_2}{V_s} = \frac{V_2V_1}{V_s} = A_v \frac{V_1}{V_s}$$

From the equivalent input circuit using Thevenin’s equivalent for the source shown in Fig. 5.6

$$V_1 = V_s \frac{Z_i}{Z_i + R_s}$$

$$\frac{V_1}{V_s} = \frac{Z_i}{Z_i + R_s}$$

Then,

$$A_{vs} = A_v \frac{Z_i}{Z_i + R_s}$$

Substituting

$$A_v = A_i Z_L / Z_i$$

$$A_{vs} = A_i Z_L / (Z_i + R_s)$$

$$A_{vs} = A_i Z_L R_s / (Z_i + R_s) R_s$$

$$A_{vs} = A_i \frac{Z_L}{R_s}$$

**Current Amplification ($A_{is}$) taking into account the source Resistance($R_s$)**

Fig. 1.7 Norton’s Equivalent Input Circuit
The modified input circuit using Norton’s equivalent circuit for the calculation of $A_{is}$ is shown in Fig. 1.7

Overall Current Gain, $A_{is} = -I_2 / I_S = -I_2 I_1 / I_1 I_S = A_i I_1 / I_S$

From Fig. 1.7 

$$I_1 = I_S R_S / (R_S + Z_i)$$

$$I_1 / I_S = R_S / (R_S + Z_i)$$

and hence, 

$$A_{is} = A_i R_S / (R_S + Z_i)$$

Operating Power Gain ($A_P$)

The operating power gain $A_P$ of the transistor is defined as

$$A_P = P_2 / P_1 = -V_2 I_2 / V_1 I_1 = A_v A_i = A_i A_v Z_L / Z_i$$

$$A_P = A_i^2 (Z_L / Z_i)$$

Small Signal analysis of a transistor amplifier

<table>
<thead>
<tr>
<th>$A_i = -h_f / (1 + Z_L h_o)$</th>
<th>$A_v = A_i Z_L / Z_i$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$Z_i = h_i + h_r A_i Z_L = h_i - h_r h_f / (Y_L + h_o)$</td>
<td>$A_{vs} = A_v Z_i / (Z_i + R_S) = A_i Z_L / (Z_i + R_S)$</td>
</tr>
<tr>
<td>$Y_o = h_o - h_f h_r / (R_S + h_i) = 1 / Z_o$</td>
<td>$A_{is} = A_i R_S / (R_S + Z_i) = A_{vs} = A_i R_S / Z_L$</td>
</tr>
</tbody>
</table>
NEED FOR TRANSISTOR BIASING

If the o/p signal must be a faithful reproduction of the i/p signal, the transistor must be operated in active region. That means an operating point has to be established in this region. To establish an operating point (proper values of collector current $I_c$ and collector to emitter voltage $V_{CE}$) appropriate supply voltages and resistances must be suitably chosen in the ckt. This process of selecting proper supply voltages and resistance for obtaining desired operating point or Q point is called as biasing and the ckt used for transistor biasing is called as biasing ckt.

There are four conditions to be met by a transistor so that it acts as a faithful amplr:

1) Emitter base junction must be forward biased ($V_{BE}$=0.7V for Si, 0.2V for Ge) and collector base junction must be reverse biased for all levels of i/p signal.
2) $V_{CE}$ voltage should not fall below $V_{CE\,(sat)}$ (0.3V for Si, 0.1V for Ge) for any part of the i/p signal. For $V_{CE}$ less than $V_{CE\,(sat)}$ the collector base junction is not probably reverse biased.
3) The value of the signal $I_c$ when no signal is applied should be at least equal to the max. collector current $I_c\,(max)$ due to signal alone.
4) Max. rating of the transistor $I_c\,(max)$, $V_{CE\,(max)}$ and $P_{D\,(max)}$ should not be exceeded at any value of i/p signal.

Consider the fig shown in fig1. If operating point is selected at A, A represents a condition when no bias is applied to the transistor i.e, $I_c=0$, $V_{CE}=0$. It does not satisfy the above said conditions necessary for faithful amplification.

Point C is too close to $P_{D\,(max)}$ curve of the transistor. Therefore the o/p voltage swing in the positive direction is limited.

Point B is located in the middle of active region. It will allow both positive and negative half cycles in the o/p signal. It also provides linear gain and larger possible o/p voltages and currents.

Hence operating point for a transistor amplifier is selected to be in the middle of active region.
Referring to the biasing circuit of fig 4.2a, the values of $V_{CC}$ and $R_C$ are fixed and $I_C$ and $V_{CE}$ are dependent on $R_B$.

Applying Kirchhoff's voltage law to the collector circuit in fig. 4.2a, we get

$$V_{CC} = I_C R_C + V_{CE}$$
The straight line represented by AB in fig4.2b is called the dc load line. The coordinates of the end point A are obtained by substituting $V_{CE}=0$ in the above equation. Then $I_c = \frac{V_{cc}}{R_c}$. Therefore, the coordinates of A are $V_{CE}=0$ and $I_c = \frac{V_{cc}}{R_c}$.

The coordinates of B are obtained by substituting $I_c=0$ in the above equation. Then $V_{ce} = V_{cc}$. Therefore, the coordinates of B are $V_{CE}=V_{cc}$ and $I_c=0$. Thus, the dc load line AB can be drawn if the values of $R_c$ and $V_{cc}$ are known.

As shown in the fig4.2b, the optimum point is located at the mid point of the midway between a and b. In order to get faithful amplification, the Q point must be well within the active region of the transistor.

Even though the Q point is fixed properly, it is very important to ensure that the operating point remains stable where it is originally fixed. If the Q point shifts nearer to either A or B, the output voltage and current get clipped, thereby o/p signal is distorted.

In practice, the Q-point tends to shift its position due to any or all of the following three main factors.

1) Reverse saturation current, $I_{co}$, which doubles for every 10°C raise in temperature
2) Base emitter Voltage, $V_{BE}$, which decreases by 2.5 mV per °C
3) Transistor current gain, $h_{fe}$ or $\beta$ which increases with temperature.

If base current $I_B$ is kept constant since $I_B$ is approximately equal to $V_{cc}/R_B$. If the transistor is replaced by another one of the same type, one cannot ensure that the new transistor will have identical parameters as that of the first one. Parameters such as $\beta$ vary over a range. This results in the variation of collector current $I_c$ for a given $I_B$. Hence, in the o/p characteristics, the spacing between the curves might increase or decrease which leads to the shifting of the Q-point to a location which might be completely unsatisfactory.

**AC LOAD LINE**

After drawing the dc load line, the operating point Q is properly located at the center of the dc load line. This operating point is chosen under zero input signal condition of the circuit. Hence, the ac load line should also pass through the operating point Q. The effective ac load resistance $R_{ac}$ is a combination of $R_c$ parallel to $R_L$, i.e. $R_{ac} = R_L || R_c$. So the slope of the ac load line CQD will be $\left( -\frac{1}{R_{ac}} \right)$.

To draw the ac load line, two end points, i.e. $V_{CE(max)}$ and $I_{c(max)}$ when the signal is applied are required.

$V_{CE(max)} = V_{CEQ} + I_{CQ}R_{ac}$, which locates point D on the Vce axis.

$I_{c(max)} = I_{CQ} + \frac{V_{CEQ}}{R_{ac}}$, which locates the point C on the Ic axis.
By joining points c and D, ac load line CD is constructed. As $R_C > R_{ac}$, the dc load line is less steep than ac load line.

**STABILITY FACTOR (S):**

The rise of temperature results in increase in the value of transistor gain $\beta$ and the leakage current $I_{CO}$. So, $I_C$ also increases which results in a shift in operating point. Therefore, the biasing network should be provided with thermal stability. Maintenance of the operating point is specified by $S$, which indicates the degree of change in operating point due to change in temperature.

The extent to which $I_C$ is stabilized with varying $I_C$ is measured by a stability factor $S$

$$S = \frac{\partial I_C}{\partial I_{CO}} \approx \frac{dI_C}{dI_{CO}} \approx \frac{\Delta I_C}{\Delta I_{CO}}, \beta \text{ and } I_B \text{ constant}$$

For CE configuration $I_C = \beta I_B + (1 + \beta) I_{CO}$

Differentiate the above equation w.r.t $I_C$, we get

$$1 = \beta \frac{dI_B}{dI_C} + (1 + \beta) \frac{dI_{CO}}{dI_C}$$

$$\therefore \left(1 - \beta \frac{dI_B}{dI_C}\right) = \frac{(\beta + 1)}{S}$$

$$\therefore S = \frac{1 + \beta}{1 - \beta \frac{dI_B}{dI_C}}$$

$S$ should be small to have better thermal stability.

**Stability factor $S'$ and $S''$:**

$S'$ is defined as the rate of change of $I_C$ with $V_{BE}$, keeping $I_C$ and $V_{BE}$ constant.

$$S' = \frac{\partial I_C}{\partial V_{BE}}$$

$S''$ is defined as the rate of change of $I_C$ with $\beta$, keeping $I_{CO}$ and $V_{BE}$ constant.

$$S'' = \frac{\partial I_C}{\partial \beta}$$
METHODS OF TRANSISTOR BIASING

1) Fixed bias (base bias)

This form of biasing is also called *base bias*. In the fig 4.3 shown, the single power source (for example, battery) is used for both collector and base of a transistor, although separate batteries can also be used.

In the given circuit,

\[ V_{cc} = I_B R_B + V_{be} \]

Therefore, \( I_B = (V_{cc} - V_{be})/R_B \)

Since the equation is independent of current \( I_C R \), \( dI_B/dI_C R = 0 \) and the stability factor is given by the equation..... reduces to

\[ S = 1 + \beta \]

Since \( \beta \) is a large quantity, this is very poor biasing circuit. Therefore in practice the circuit is not used for biasing.

For a given transistor, \( V_{be} \) does not vary significantly during use. As \( V_{cc} \) is of fixed value, on selection of \( R_B \) the base current \( I_B \) is fixed. Therefore this type is called *fixed bias* type of circuit.

Also for given circuit, \( V_{cc} = I_C R_C + V_{ce} \)
Therefore, \( V_{ce} = V_{cc} - I_c R_c \)

**Merits:**

- It is simple to shift the operating point anywhere in the active region by merely changing the base resistor (\( R_b \)).
- A very small number of components are required.

**Demerits:**

- The collector current does not remain constant with variation in temperature or power supply voltage. Therefore the operating point is unstable.
- Changes in \( V_{be} \) will change \( I_B \) and thus cause \( R_E \) to change. This in turn will alter the gain of the stage.
- When the transistor is replaced with another one, considerable change in the value of \( \beta \) can be expected. Due to this change the operating point will shift.

2) **EMITTER-FEEDBACK BIAS:**

The emitter feedback bias circuit is shown in the fig 4.4. The fixed bias circuit is modified by attaching an external resistor to the emitter. This resistor introduces negative feedback that stabilizes the Q-point. From Kirchhoff's voltage law, the voltage across the base resistor is

\[
V_{RB} = V_{CC} - I_c R_E - V_{be}.
\]

![Fig 4.4 Self Biasing Circuit](image)

From Ohm's law, the base current is
\(I_b = V_{RB} / R_B.\)

The way feedback controls the bias point is as follows. If \(V_{be}\) is held constant and temperature increases, emitter current increases. However, a larger \(I_e\) increases the emitter voltage \(V_e = I_eR_e\), which in turn reduces the voltage \(V_{RB}\) across the base resistor. A lower base-resistor voltage drop reduces the base current, which results in less collector current because \(I_c = \beta I_b\). Collector current and emitter current are related by \(I_c = \alpha I_e\) with \(\alpha \approx 1\), so increase in emitter current with temperature is opposed, and operating point is kept stable.

Similarly, if the transistor is replaced by another, there may be a change in \(I_c\) (corresponding to change in \(\beta\)-value, for example). By similar process as above, the change is negated and operating point kept stable.

For the given circuit,
\[I_b = (V_{CC} - V_{be})/(R_B + (\beta + 1)R_E).\]

**Merits:**

The circuit has the tendency to stabilize operating point against changes in temperature and \(\beta\)-value.

**Demerits:**

- In this circuit, to keep \(I_c\) independent of \(\beta\) the following condition must be met:
  \[I_c = \beta I_b = \frac{\beta(V_{CC} - V_{be})}{R_B + (\beta + 1)R_E} \approx \frac{(V_{CC} - V_{be})}{R_E}\]

  which is approximately the case if \((\beta + 1)R_E >> R_B\).

- As \(\beta\)-value is fixed for a given transistor, this relation can be satisfied either by keeping \(R_E\) very large, or making \(R_B\) very low.

- If \(R_E\) is of large value, high \(V_{CC}\) is necessary. This increases cost as well as precautions necessary while handling.

- If \(R_B\) is low, a separate low voltage supply should be used in the base circuit. Using two supplies of different voltages is impractical.

- In addition to the above, \(R_E\) causes ac feedback which reduces the voltage gain of the amplifier.

3) **COLLECTOR TO BASE BIAS OR COLLECTOR FEED-BACK BIAS:**
Fig 4.5 Collector to Base Biasing Circuit

This configuration shown in fig 4.5 employs negative feedback to prevent thermal runaway and stabilize the operating point. In this form of biasing, the base resistor $R_B$ is connected to the collector instead of connecting it to the DC source $V_{cc}$. So any thermal runaway will induce a voltage drop across the $R_C$ resistor that will throttle the transistor’s base current.

From Kirchhoff’s voltage law, the voltage $V_{R_b}$ across the base resistor $R_b$ is

$$V_{R_b} = V_{cc} - (I_c + I_b)R_c - V_{be}$$

By the Ebers–Moll model, $I_c = \beta I_b$, and so

$$V_{R_b} = V_{cc} - (\beta I_b + I_b)R_c - V_{be} = V_{cc} - I_b(\beta + 1)R_c - V_{be}.$$  

From Ohm’s law, the base current $I_b = \frac{V_{R_b}}{R_b}$, and so

$$\frac{V_{R_b}}{I_bR_b} = V_{cc} - I_b(\beta + 1)R_c - V_{be}.$$  

Hence, the base current $I_b$ is

$$I_b = \frac{V_{cc} - V_{be}}{R_b + (\beta + 1)R_c}.$$  

If $V_{be}$ is held constant and temperature increases, then the collector current $I_c$ increases. However, a larger $I_c$ causes the voltage drop across resistor $R_c$ to increase, which in turn reduces the
The voltage $V_{Rb}$ across the base resistor $R_b$. A lower base-resistor voltage drop reduces the base current $I_b$, which results in less collector current $I_c$. Because an increase in collector current with temperature is opposed, the operating point is kept stable.

**Merits:**

- Circuit stabilizes the operating point against variations in temperature and $\beta$ (i.e. replacement of transistor)

**Demerits:**

- In this circuit, to keep $I_c$ independent of $\beta$, the following condition must be met:

$$I_c = \beta I_b = \frac{\beta(V_{cc} - V_{be})}{R_b + R_c + \beta R_c} \approx \frac{(V_{cc} - V_{be})}{R_c}$$

which is the case when

$$\beta R_c \gg R_b.$$

- As $\beta$-value is fixed (and generally unknown) for a given transistor, this relation can be satisfied either by keeping $R_c$ fairly large or making $R_b$ very low.

- If $R_c$ is large, a high $V_{cc}$ is necessary, which increases cost as well as precautions necessary while handling.

- If $R_b$ is low, the reverse bias of the collector–base region is small, which limits the range of collector voltage swing that leaves the transistor in active mode.

- The resistor $R_b$ causes an AC feedback, reducing the voltage gain of the amplifier. This undesirable effect is a trade-off for greater Q-point stability.

**Usage:** The feedback also decreases the input impedance of the amplifier as seen from the base, which can be advantageous. Due to the gain reduction from feedback, this biasing form is used only when the trade-off for stability is warranted.
4) COLLECTOR – EMITTER FEEDBACK BIAS:

The above fig 4.6 shows the collector–emitter feedback bias circuit that can be obtained by applying both the collector feedback and emitter feedback. Here the collector feedback is provided by connecting a resistance RB from the collector to the base and emitter feedback is provided by connecting an emitter Re from emitter to ground. Both feedbacks are used to control collector current and base current IB in the opposite direction to increase the stability as compared to the previous biasing circuits.

5) VOLTAGE DIVIDER BIAS OR SELF BIAS OR EMITTER BIAS

The voltage divider as shown in the fig 4.7 is formed using external resistors R1 and R2. The voltage across R2 forward biases the emitter junction. By proper selection of resistors R1 and R2, the operating point of the transistor can be made independent of β. In this circuit, the voltage divider holds the base voltage fixed independent of base current provided the divider current is large compared to the base current. However, even with a fixed base voltage, collector current varies with temperature (for example) so an emitter resistor is added to stabilize the Q-point, similar to the above circuits with emitter resistor.
In this circuit the base voltage is given by:

\[ V_B = V_{cc} \frac{R_2}{(R_1 + R_2)} - I_B \frac{R_1 R_2}{(R_1 + R_2)} \]

\[ \approx V_{cc} \frac{R_2}{(R_1 + R_2)} \text{provided}\ I_B << I_2 = V_B/R_2. \]

Also \( V_B = V_{be} + I_E R_E \)

For the given circuit,

\[ I_B = \frac{V_{cc}}{1 + R_1/R_2} - \frac{V_{be}}{\beta + 1} \frac{R_E + R_1 \parallel R_2}{R_E}. \]

Let the current in resistor R1 is I1 and this is divided into two parts – current through base and resistor R2. Since the base current is very small so for all practical purpose it is assumed that I1 also flows through R2, so we have

\[ I_1 = \frac{V_{cc}}{R_1 + R_2} \]

\[ V_2 = \frac{V_{cc}}{R_1 + R_2} \cdot R_2 \]

Applying KVL in the circuit, we have

\[ V_2 = V_{EE} + V_E \]

\[ V_2 = V_{EE} + I_E R_E \]
\[ I_E = \frac{V_2 - V_{BE}}{R_F} \]
\[ I_C = \frac{V_2 - V_{BE}}{R_F} \quad \therefore I_C \cong I_E \]
\[ I_C = \frac{V_{CC}}{R_1 + R_2} \cdot \frac{R_2 - V_{BE}}{R_E} \]

It is apparent from above expression that the collector current is independent of \( ? \) thus the
stability is excellent. In all practical cases the value of \( V_{BE} \) is quite small in comparison to the \( V_2 \), so it
can be ignored in the above expression so the collector current is almost independent of the transistor
parameters thus this arrangement provides excellent stability.

Again applying KVL in collector circuit, we have
\[ V_{CC} = I_C R_C + V_{CE} + I_E R_E \]
\[ \therefore I_C \cong I_E \]
\[ \therefore V_{CC} = I_C R_C + V_{CE} + I_C R_B \]
\[ V_{CE} = V_{CC} - I_C (R_C + R_E) \]

The resistor \( R_E \) provides stability to the circuit. If the current through the collector rises, the
voltage across the resistor \( R_E \) also rises. This will cause \( V_{CE} \) to increase as the voltage \( V_2 \) is
independent of collector current. This decreases the base current, thus collector current increases to
its former value.

Stability factor for such circuit arrangement is given by
\[ S = \frac{(1 + \beta)(R_{eq} + R_E)}{R_{eq} + R_E (1 + \beta)} \]
\[ R_{eq} = \frac{R_1 || R_2}{R_1} \]
\[ S = \frac{(1 + \beta) \left( 1 + \frac{R_{eq}}{R_E} \right)}{\frac{R_{eq}}{R_E} + 1 + \beta} \]

If \( Req/RE \) is very small compared to 1, it can be ignored in the above expression thus we have
\[ S = \frac{1 + \beta}{1 + \beta} = 1 \]

Which is excellent since it is the smallest possible value for the stability. In actual practice the
value of stability factor is around 8-10, since \( Req/RE \) cannot be ignored as compared to 1.

**Merits:**

- Unlike above circuits, only one dc supply is necessary.
- Operating point is almost independent of \( \beta \) variation.
- Operating point stabilized against shift in temperature.
Demerits:

- In this circuit, to keep $I_C$ independent of $\beta$ the following condition must be met:

$$I_C = \beta I_B = \beta \frac{V_{CC}}{1 + \frac{R_1}{R_2}} - V_{bc} \approx \frac{V_{CC}}{1 + \frac{R_1}{R_2}} - V_{bc},$$

which is approximately the case if $(\beta + 1) R_E >> R_1 \parallel R_2$

where $R_1 \parallel R_2$ denotes the equivalent resistance of $R_1$ and $R_2$ connected in parallel.

- As $\beta$-value is fixed for a given transistor, this relation can be satisfied either by keeping $R_E$ fairly large, or making $R_1 \parallel R_2$ very low.

- If $R_E$ is of large value, high $V_{CC}$ is necessary. This increases cost as well as precautions necessary while handling.

- If $R_1 \parallel R_2$ is low, either $R_1$ is low, or $R_2$ is low, or both are low. A low $R_1$ raises $V_B$ closer to $V_C$, reducing the available swing in collector voltage, and limiting how large $R_C$ can be made without driving the transistor out of active mode. A low $R_2$ lowers $V_{be}$, reducing the allowed collector current. Lowering both resistor values draws more current from the power supply and lowers the input resistance of the amplifier as seen from the base.

- AC as well as DC feedback is caused by $R_E$, which reduces the AC voltage gain of the amplifier. A method to avoid AC feedback while retaining DC feedback is discussed below.

Usage: The circuit's stability and merits as above make it widely used for linear circuits.

BIAS COMPENSATION USING DIODE AND TRANSISTOR

The various biasing circuits considered use some type of negative feedback to stabilize the operation point. Also, diodes, thermistors and sensistors can be used to compensate for variations in current.

DIODE COMPENSATION:
The following fig4.8 shows a transistor amplifier with a diode D connected across the base-emitter junction for compensation of change in collector saturation current $I_{CO}$. The diode is of the same material as the transistor and it is reverse biased by the emitter-base junction voltage $V_{BE}$, allowing the diode reverse saturation current $I_O$ to flow through diode D. The base current $I_B = I - I_O$.

As long as temperature is constant, diode D operates as a resistor. As the temperature increases, $I_{CO}$ of the transistor increases. Hence, to compensate for this, the base current $I_B$ should be decreased.

The increase in temperature will also cause the leakage current $I_O$ through D to increase and thereby decrease the base current $I_B$. This is the required action to keep $I_C$ constant.

This type of bias compensation does not need a change in $I_C$ to effect the change in $I_{CO}$, as both $I_O$ and $I_{CO}$ can track almost equally according to the change in temperature.

**THERMISTOR COMPENSATION:**

The following fig4.9 shows a thermistor $R_T$, having a negative temperature coefficient is connected in parallel with $R_2$. The resistance of thermistor decreases exponentially with increase of temperature. An increase of temperature will decrease the base voltage $V_{BE}$, reducing $I_B$ and $I_C$. 
SENSISTOR COMPENSATION:

In the following fig4.10 shown a sensistor Rs having a positive temperature coefficient is connected across $R_1$ or $R_E$. Rs increases with temperature. As the temperature increases, the equivalent resistance of the parallel combination of $R_1$ and Rs also increases and hence $V_{BE}$ decreases, reducing $I_B$ and $I_c$. This reduced $I_c$ compensates for increased $I_c$ caused by the increase in $V_{BE}$, $I_{CO}$ and $\beta$ due to temperature.
THERMAL RUNAWAY AND THERMAL STABILITY

THERMAL RUNAWAY:

The collector current for the CE circuit is given by $I_C = \beta I_B + (1 + \beta)I_{CO}$. The three variables in the equation, $\beta$, $I_B$, and $I_{CO}$ increase with rise in temperature. In particular, the reverse saturation current or leakage current $I_{CO}$ changes greatly with temperature. Specifically it doubles for every 10°C rise in temperature. The collector current $I_C$ causes the collector base junction temperature to rise which in turn, increase $I_{CO}$, as a result $I_C$ will increase still further, which will further rise the temperature at the collector base junction. This process will become cumulative leading at the collector base junction. This process will become cumulative leading to “thermal runaway”. Consequently, the ratings of the transistor are exceeded which may destroy the transistor itself.

The collector is made larger in size than the emitter in order to help the heat developed at the collector junction. However if the circuit is designed such that the base current $I_B$ is made to decrease automatically with rise in temperature, then the decrease in $\beta I_B$ will compensate for increase in the $(1 + \beta)I_{CO}$, keeping $I_C$ almost constant.

THERMAL RESISTANCE

Consider transistor used in a circuit where the ambient temperature of the air around the transistor is $T_A$°C and the temperature of the collector-base junction of the transistor is $T_J$°C.

Due to heating within the transistor $T_J$ is higher than $T_A$. As the temperature difference $T_J - T_A$ is greater, the power dissipated in the transistor, $P_D$ will be greater, i.e, $T_J - T_A \propto P_D$.

The equation can be written as $T_J - T_A = \Theta P_D$, where $\Theta$ is the constant of proportionality and is called the Thermal resistance. Rearranging the above equation $\Theta = \frac{T_J - T_A}{P_D}$. Hence $\Theta$ is measured in °C/W which may be as small as 0.2 °C/W for a high power transistor that has an efficient heat sink or up to 1000°C/W for small signal, low power transistor which have no cooling provision.

As $\Theta$ represents total thermal resistance from a transistor junction to the ambient temperature, it is referred to as $\Theta_{J-A}$. However, for power transistors, thermal resistance is given form junction to case, $\Theta_{J-C}$.

The amount resistance from junction to ambience is considered to consist of 2 parts.
\[ \Theta_{J-A} = \Theta_{J-C} - \Theta_{C-A}. \]

Which indicates the heat dissipated in the junction must make its way to the surrounding air through two series paths from junction to case and from case to air. Hence the power dissipated.

\[
P_D = \frac{(T_J - T_A)}{\Theta_{J-A}} = \frac{(T_J - T_A)}{\left(\Theta_{J-C} + \Theta_{C-A}\right)}
\]

\( \Theta_{J-C} \) is determined by the type of manufacture of the transistor and how it is located in the case, but \( \Theta_{C-A} \) is determined by the surface area of the case or flange and its contact with air. If the effective surface area of the transistor case could be increased, the resistance to heat flows, or could be increased \( \Theta_{C-A} \), could be decreased. This can be achieved by the use of a heat sink.

The heat sink is a relatively large, finned, usually black metallic heat conducting device in close contact with transistor case or flange. Many versions of heat sink exist depending upon the shape and size of the transistor. Larger the heat sink smaller is the thermal resistance \( \Theta_{HS-A} \).

This thermal resistance is not added to \( \Theta_{C-A} \) in series, but is instead in parallel with it and if \( \Theta_{HS-A} \) is much less than \( \Theta_{C-A} \), then \( \Theta_{C-A} \) will be reduced significantly, thereby improving the dissipation capability of the transistor. Thus

\[ \Theta_{J-A} = \Theta_{J-C} + \Theta_{C-A} \parallel \Theta_{HS-A}. \]

**CONDITION FOR THERMAL STABILITY**

For preventing thermal runaway, the required condition I the rate at which the heat is released at the collector junction should not exceed the rate at which the heat can be dissipated under steady state condition. Hence the condition to be satisfied to avoid thermal runaway is given by

\[
\frac{\partial P_C}{\partial T_j} < \frac{1}{\Theta}
\]

If the circuit is properly designed, then the transistor cannot runaway below a specified ambient temperature or even under any conditions.

In the self biased circuit the transistor is biased in the active region. The power generated at the junction without any signal is

\[ P_C = I_C V_{CB} \approx I_C V_{CE} \]

Let us assume that the quiescent collector and the emitter currents are equal. Then
The condition to prevent thermal runaway can be written as

\[ \frac{\partial P_C}{\partial I_c} \frac{\partial I_c}{\partial T_j} < \frac{1}{\Theta} \] \hspace{1cm} (2)

As \( \Theta \) and \( \frac{\partial P_C}{\partial T_j} \) are positive, \( \frac{\partial P_C}{\partial I_c} \) should be negative in order to satisfy the above condition.

Differentiating equation (1) w.r.t \( I_c \) we get

\[ \frac{\partial P_C}{\partial I_c} = \frac{V_{CC}}{2} - 2I_c(R_E + R_C) \] \hspace{1cm} (3)

Hence to avoid thermal runaway it is necessary that

\[ I_c > \frac{V_{CC}}{2(R_E + R_C)} \] \hspace{1cm} (4)

Since \( V_{CE} = V_{CC} - I_c(R_E + R_C) \) then eq(4) implies that \( V_{CE} < V_{CC}/2 \). IF the inequality of eq(4) is not satisfied and \( V_{CE} < V_{CC}/2 \), then from eq(3), \( \frac{\partial P_C}{\partial I_c} \) is positive., and the corresponding eq(2) should be satisfied. Otherwise thermal runaway will occur.
UNIT 5

FIELD EFFECT TRANSISTOR

INTRODUCTION

1. The Field effect transistor is abbreviated as FET, it is another semiconductor device like a BJT which can be used as an amplifier or switch.
2. The Field effect transistor is a voltage operated device. Whereas Bipolar junction transistor is a current controlled device. Unlike BJT a FET requires virtually no input current.
3. This gives it an extremely high input resistance, which is its most important advantage over a bipolar transistor.
4. FET is also a three terminal device, labeled as source, drain and gate.
5. The source can be viewed as BJT’s emitter, the drain as collector, and the gate as the counter part of the base.
6. The material that connects the source to drain is referred to as the channel.
7. FET operation depends only on the flow of majority carriers, therefore they are called unipolar devices. BJT operation depends on both minority and majority carriers.
8. As FET has conduction through only majority carriers it is less noisy than BJT.
9. FETs are much easier to fabricate and are particularly suitable for ICs because they occupy less space than BJTs.
10. FET amplifiers have low gain bandwidth product due to the junction capacitive effects and produce more signal distortion except for small signal operation.
11. The performance of FET is relatively unaffected by ambient temperature changes. As it has a negative temperature coefficient at high current levels, it prevents the FET from thermal breakdown. The BJT has a positive temperature coefficient at high current levels which leads to thermal breakdown.

CLASSIFICATION OF FET:

There are two major categories of field effect transistors:

1. Junction Field Effect Transistors
2. MOSFETs

These are further sub divided in to P-channel and N-channel devices.

MOSFETs are further classified in to two types Depletion MOSFETs and Enhancement. MOSFETs
When the channel is of N-type the JFET is referred to as an N-channel JFET, when the channel is of P-type the JFET is referred to as P-channel JFET.

The schematic symbols for the P-channel and N-channel JFETs are shown in the figure.

![Schematic symbols for the P-channel and N-channel JFET](image)

**CONSTRUCTION AND OPERATION OF N-CHANNEL FET**

If the gate is an N-type material, the channel must be a P-type material.

**CONSTRUCTION OF N-CHANNEL JFET**

A piece of N-type material, referred to as channel, has two smaller pieces of P-type material attached to its sides, forming PN junctions. The channel ends are designated as the drain and source. And the two pieces of P-type material are connected together and their terminal is called the gate. Since this channel is in the N-type bar, the FET is known as N-channel JFET.
OPERATION OF N-CHANNEL JFET:-

The overall operation of the JFET is based on varying the width of the channel to control the drain current.

A piece of N type material referred to as the channel, has two smaller pieces of P type material attached to its sites, forming PN –Junctions. The channel’s ends are designated the drain and the source. And the two pieces of P type material are connected together and their terminal is called the gate. With the gate terminal not connected and the potential applied positive at the drain negative at the source a drain current Id flows. When the gate is biased negative with respective to the source the PN junctions are reverse biased and depletion regions are formed. The channel is more lightly doped than the P type gate blocks, so the depletion regions penetrate deeply into the channel. Since depletion region is a region depleted of charge carriers it behaves as an Insulator. The result is that the channel is narrowed. Its resistance is increased and Id is reduced. When the negative gate bias voltage is further increased, the depletion regions meet at the center and Id is cut off completely.

There are two ways to control the channel width

1. By varying the value of Vgs
2. And by Varying the value of Vds holding Vgs constant

1 By varying the value of Vgs :-

We can vary the width of the channel and in turn vary the amount of drain current. This can be done by varying the value of Vgs. This point is illustrated in the fig below. Here we are dealing with N channel FET. So channel is of N type and gate is of P type that constitutes a PN junction. This PN junction is always reverse biased in JFET operation. The reverse bias is applied by a battery voltage Vgs connected between the gate and the source terminal i.e positive terminal of the battery is connected to the source and negative terminal to gate.
1) When a PN junction is reverse biased the electrons and holes diffuse across junction by leaving immobile ions on the N and P sides, the region containing these immobile ions is known as depletion regions.

2) If both P and N regions are heavily doped then the depletion region extends symmetrically on both sides.

3) But in N channel FET P region is heavily doped than N type thus depletion region extends more in N region than P region.

4) So when no Vds is applied the depletion region is symmetrical and the conductivity becomes Zero. Since there are no mobile carriers in the junction.

5) As the reverse bias voltage is increases the thickness of the depletion region also increases. i.e. the effective channel width decreases.

6) By varying the value of Vgs we can vary the width of the channel.

2 Varying the value of Vds holding Vgs constant:-

1) When no voltage is applied to the gate i.e. Vgs=0 , Vds is applied between source and drain the electrons will flow from source to drain through the channel constituting drain current Id.

2) With Vgs= 0 for Id= 0 the channel between the gate junctions is entirely open .In response to a small applied voltage Vds, the entire bar acts as a simple semi conductor resistor and the current Id increases linearly with Vds.

3) The channel resistances are represented as rd and rs as shown in the fig.

4) This increasing drain current Id produces a voltage drop across rd which reverse biases the gate to source junction,(rd> rs) .Thus the depletion region is formed which is not symmetrical.
5) The depletion region i.e. developed penetrates deeper into the channel near drain and less towards source because Vrd >> Vrs. So reverse bias is higher near drain than at source.

6) As a result, growing depletion region reduces the effective width of the channel. Eventually a voltage Vds is reached at which the channel is pinched off. This is the voltage where the current Id begins to level off and approach a constant value.

7) So, by varying the value of Vds we can vary the width of the channel holding Vgs constant.

When both Vgs and Vds is applied:

![Experimental setup to plot JFET characteristics](image)

It is of course in principle not possible for the channel to close completely and thereby reduce the current Id to Zero for, if such indeed, could be the case the gate voltage Vgs is applied in the direction to provide additional reverse bias

1) When voltage is applied between the drain and source with a battery Vdd, the electrons flow from source to drain through the narrow channel existing between the depletion regions. This constitutes the drain current Id, its conventional direction is from drain to source.

2) The value of drain current is maximum when no external voltage is applied between gate and source and is designated by Idss.
3) When $V_{gs}$ is increased beyond Zero the depletion regions are widened. This reduces the effective width of the channel and therefore controls the flow of drain current through the channel.

4) When $V_{gs}$ is further increased a stage is reached at which the depletion regions touch each other that means the entire channel is closed with depletion region. This reduces the drain current to Zero.

**CHARACTERISTICS OF N-CHANNEL JFET**

The family of curves that shows the relation between current and voltage are known as characteristic curves.

There are two important characteristics of a JFET.

1) Drain or $VI$ Characteristics
2) Transfer characteristics

1. **Drain Characteristics:-**
   
   Drain characteristics shows the relation between the drain to source voltage $V_{ds}$ and drain current $I_d$. In order to explain typical drain characteristics let us consider the curve with $V_{gs} = 0$V.

   1) When $V_{ds}$ is applied and it is increasing the drain current $I_d$ also increases linearly up to knee point.
   2) This shows that FET behaves like an ordinary resistor. This region is called as ohmic region.
   3) $I_d$ increases with increase in drain to source voltage. Here the drain current is increased slowly as compared to ohmic region.
4) It is because of the fact that there is an increase in VDS. This in turn increases the reverse bias voltage across the gate-source junction. As a result of this depletion region grows in size thereby reducing the effective width of the channel.

5) All the drain to source voltage corresponding to point the channel width is reduced to a minimum value and is known as pinch off.

5) The drain to source voltage at which channel pinch off occurs is called pinch off voltage (Vp).

**PINCH OFF Region:**

1) This is the region shown by the curve as saturation region.
2) It is also called as saturation region or constant current region. Because of the channel is occupied with depletion region, the depletion region is more towards the drain and less towards the source, so the channel is limited, with this only limited number of carriers are only allowed to cross this channel from source drain causing a current that is constant in this region. To use FET as an amplifier it is operated in this saturation region.
3) In this drain current remains constant at its maximum value IDSS.
4) The drain current in the pinch off region depends upon the gate to source voltage and is given by the relation
   \[ I_d = I_{dss} \left[1 - \frac{V_{gs}}{V_p}\right]^2 \]
   This is known as Shokley's relation.

**BREAKDOWN REGION:**

1) The region is shown by the curve. In this region, the drain current increases rapidly as the drain to source voltage is increased.
2) It is because of the gate to source junction due to avalanche effect.
3) The avalanche break down occurs at progressively lower value of VDS because the reverse bias gate voltage adds to the drain voltage thereby increasing effective voltage across the gate junction
This causes

1. The maximum saturation drain current is smaller
2. The ohmic region portion decreased.

4) It is important to note that the maximum voltage VDS which can be applied to FET is the lowest voltage which causes available break down.

3. **TRANSFER CHARACTERISTICS:-**

These curves shows the relationship between drain current ID and gate to source voltage VGS for different values of VDS.

1) First adjust the drain to source voltage to some suitable value, then increase the gate to source voltage in small suitable value.
2) Plot the graph between gate to source voltage along the horizontal axis and current ID on the vertical axis. We shall obtain a curve like this.

![Graph of transfer characteristics of n-channel JFET](image)

3) As we know that if VGS is more negative curves drain current to reduce, where VGS is made sufficiently negative, Id is reduced to zero. This is caused by the widening of the depletion region to a point where it is completely closes the channel. The value of VGS at the cutoff point is designed as VGSoff.
4) The upper end of the curve as shown by the drain current value is equal to $I_{dss}$ that is when $V_{gs} = 0$ the drain current is maximum.

5) While the lower end is indicated by a voltage equal to $V_{gsoff}$

6) If $V_{gs}$ continuously increasing, the channel width is reduced, then $I_d = 0$

7) It may be noted that curve is part of the parabola; it may be expressed as $I_d = I_{dss}[1-V_{gs}/V_{gsoff}]^2$

**DIFFERENCE BETWEEN $V_p$ AND $V_{gsoff}$ –**

$V_p$ is the value of $V_{gs}$ that causes the JFET to become constant current component. It is measured at $V_{gs} = 0V$ and has a constant drain current of $I_d = I_{dss}$. Where $V_{gsoff}$ is the value of $V_{gs}$ that reduces $I_d$ to approximately zero.

**Why the gate to source junction of a JFET be always reverse biased?**

The gate to source junction of a JFET is never allowed to become forward biased because the gate material is not designed to handle any significant amount of current. If the junction is allowed to become forward biased, current is generated through the gate material. This current may destroy the component.

There is one more important characteristic of JFET reverse biasing i.e. JFET’s have extremely high characteristic gate input impedance. This impedance is typically in the high mega ohm range. With the advantage of extremely high input impedance it draws no current from the source. The high input impedance of the JFET has led to its extensive use in integrated circuits. The low current requirements of the component makes it perfect for use in ICs. Where thousands of transistors must be etched on to a single piece of silicon. The low current draw helps the IC to remain relatively cool, thus allowing more components to be placed in a smaller physical area.

**JFET PARAMETERS**

The electrical behavior of JFET may be described in terms of certain parameters. Such parameters are obtained from the characteristic curves.

**A C Drain resistance ($r_d$):**

It is also called dynamic drain resistance and is the a.c.resistance between the drain and source terminal, when the JFET is operating in the pinch off or saturation region. It is given by the ratio of small change in drain to source voltage $\Delta V_{ds}$ to the corresponding change in drain current $\Delta I_d$ for a constant gate to source voltage $V_{gs}$.

Mathematically it is expressed as $r_d = \Delta V_{ds}/\Delta I_d$ where $V_{gs}$ is held constant.

**TRANCE CONDUCTANCE ($g_m$):**
It is also called forward transconductance. It is given by the ratio of small change in drain current ($\Delta I_d$) to the corresponding change in gate to source voltage ($\Delta V_{ds}$).

Mathematically the transconductance can be written as

$$g_m = \frac{\Delta I_d}{\Delta V_{ds}}$$

AMPLIFICATION FACTOR ($\mu$)

It is given by the ratio of small change in drain to source voltage ($\Delta V_{ds}$) to the corresponding change in gate to source voltage ($\Delta V_{gs}$) for a constant drain current ($I_d$).

Thus $$\mu = \frac{\Delta V_{ds}}{\Delta V_{gs}}$$ when $I_d$ held constant.

The amplification factor $\mu$ may be expressed as a product of transconductance ($g_m$) and ac drain resistance ($r_d$)

$$\mu = \frac{\Delta V_{ds}}{\Delta V_{gs}} = g_m r_d$$

THE FET SMALL SIGNAL MODEL

The linear small signal equivalent circuit for the FET can be obtained in a manner similar to that used to derive the corresponding model for a transistor.

We can express the drain current $i_D$ as a function $f$ of the gate voltage and drain voltage $V_{ds}$.

$$I_d = f(V_{gs}, V_{ds}) \quad \text{(1)}$$

The transconductance $g_m$ and drain resistance $r_d$:

If both gate voltage and drain voltage are varied, the change in the drain current is approximated by using Taylor's series considering only the first two terms in the expansion

$$\Delta i_d = \frac{\partial i_d}{\partial V_{gs}} |_{V_{ds} = \text{constant}} \cdot \Delta V_{gs} + \frac{\partial i_d}{\partial V_{ds}} |_{V_{gs} = \text{constant}} \cdot \Delta V_{ds}$$

we can write $\Delta i_d = i_d$

$$\Delta V_{gs} = V_{gs}$$

$$\Delta V_{ds} = V_{ds}$$

$$I_d = g_m V_{gs} + \frac{1}{r_d} V_{ds} \quad \text{(1)}$$

Where $g_m = \frac{\partial i_d}{\partial V_{gs}} |_{V_{ds}} \approx \frac{\Delta i_d}{\Delta V_{gs}} |_{V_{ds}}$
\[ g_m = -\frac{\Delta i_d}{\Delta V_{gs}} \mid V_{ds} \]

Is the mutual conductance or transconductance. It is also called as gfs or yfs common source forward conductance.

The second parameter \( r_d \) is the drain resistance or output resistance is defined as

\[ r_d = \left. \frac{\partial V_{ds}}{\partial i_d} \right|_{V_{gs}} \approx \left. \frac{\Delta V_{ds}}{\Delta i_d} \right|_{V_{gs}} = \left. \frac{V_{ds}}{i_d} \right|_{V_{gs}} \]

\[ r_d = \left. \frac{V_{ds}}{i_d} \right|_{V_{gs}} \]

The reciprocal of the \( r_d \) is the drain conductance \( g_d \). It is also designated by Yos and Gos and called the common source output conductance. So the small signal equivalent circuit for FET can be drawn in two different ways.

1. small signal current—source model
2. small signal voltage-source model.

A small signal current—source model for FET in common source configuration can be drawn satisfying Eq→(1) as shown in the figure(a).

This low frequency model for FET has a Norton’s output circuit with a dependent current generator whose magnitude is proportional to the gate-to-source voltage. The proportionality factor is the transconductance ‘\( g_m \)’. The output resistance is ‘\( r_d \)’. The input resistance between the gate and source is infinite, since it is assumed that the reverse biased gate draws no current. For the same reason the resistance between gate and drain is assumed to be infinite.

The small signal voltage-source model is shown in the figure(b).

This can be derived by finding the Thevenin’s equivalent for the output part of fig(a).

These small signal models for FET can be used for analyzing the three basic FET amplifier configurations:

1. common source (CS) 2. common drain (CD) or source follower
3. common gate(CG).
Here the input circuit is kept open because of having high input impedance and the output circuit satisfies the equation for $I_D$.

**MOSFET**

We now turn our attention to the insulated gate FET or metal oxide semi conductor FET which is having the greater commercial importance than the junction FET.

Most MOSFETS however are triodes, with the substrate internally connected to the source. The circuit symbols used by several manufacturers are indicated in the Fig below.

(a) Depletion type MOSFET
(b) Enhancement type MOSFET

Both of them are P-channel

Here are two basic types of MOSFETS:

1. Depletion type
2. Enhancement type MOSFET.

D-MOSFETS can be operated in both the depletion mode and the enhancement mode. E MOSFETS are restricted to operate in enhancement mode. The primary difference between them is their physical construction.
The construction difference between the two is shown in the fig given below.

As we can see the D MOSFET have physical channel between the source and drain terminals (Shaded area).

The E MOSFET on the other hand has no such channel physically. It depends on the gate voltage to form a channel between the source and the drain terminals.

Both MOSFETS have an insulating layer between the gate and the rest of the component. This insulating layer is made up of SiO$_2$ a glass like insulating material. The gate material is made up of
metal conductor. Thus going from gate to substrate, we can have metal oxide semiconductor which is where the term MOSFET comes from.

Since the gate is insulated from the rest of the component, the MOSFET is sometimes referred to as an insulated gate FET or IGFET.

The foundation of the MOSFET is called the substrate. This material is represented in the schematic symbol by the center line that is connected to the source.

In the symbol for the MOSFET, the arrow is placed on the substrate. As with JFET an arrow pointing in represents an N-channel device, while an arrow pointing out represents a p-channel device.

**CONSTRUCTION OF AN N-CHANNEL MOSFET:**

The N-channel MOSFET consists of a lightly doped p-type substance into which two heavily doped n+ regions are diffused as shown in the Fig. These n+ sections, which will act as source and drain.

A thin layer of insulation silicon dioxide (SiO₂) is grown over the surface of the structure, and holes are cut into oxide layer, allowing contact with the source and drain. Then the gate metal area is overlaid on the oxide, covering the entire channel region. Metal contacts are made to drain and source and the contact to the metal over the channel area is the gate terminal. The metal area of the gate, in conjunction with the insulating dielectric oxide layer and the semiconductor channel, forms a parallel plate capacitor. The insulating layer of SiO₂ is the reason why this device is called the insulated gate field effect transistor. This layer results in an extremely high input resistance (10¹⁰ to 10¹⁵ ohms) for MOSFET.

**DEPLETION MOSFET**

The basic structure of D-MOSFET is shown in the fig. An N-channel is diffused between source and drain with the device an appreciable drain current IDSS flows for zero gate to source voltage, Vgs=0.

**Depletion mode operation:**
1) The above fig shows the D-MOSFET operating conditions with gate and source terminals shorted together (VGS=0V)

2) At this stage ID= IDSS where VGS=0V, with this voltage VDS, an appreciable drain current IDSS flows.

3) If the gate to source voltage is made negative i.e. VGs is negative. Positive charges are induced in the channel through the SiO2 of the gate capacitor.

4) Since the current in a FET is due to majority carriers (electrons for an N-type material), the induced positive charges make the channel less conductive and the drain current drops as Vgs is made more negative.

5) The redistribution of charge in the channel causes an effective depletion of majority carriers, which accounts for the designation depletion MOSFET.

6) That means biasing voltage Vgs depletes the channel of free carriers This effectively reduces the width of the channel, increasing its resistance.

7) Note that negative Vgs has the same effect on the MOSFET as it has on the JFET.

8) As shown in the fig above, the depletion layer generated by Vgs (represented by the white space between the insulating material and the channel) cuts into the channel, reducing its width. As a result ID<Idss. The actual value of ID depends on the value of Idss, Vgs(off) and Vgs.

Enhancement mode operation of the D-MOSFET:

1) This operating mode is a result of applying a positive gate to source voltage Vgs to the device.
2) When Vgs is positive the channel is effectively widened. This reduces the resistance of the channel allowing ID to exceed the value of IDSS
3) When Vgs is given positive the majority carriers in the p-type are holes. The holes in the p type substrate are repelled by the +ve gate voltage.
4) At the same time, the conduction band electrons (minority carriers) in the p type material are attracted towards the channel by the +gate voltage.

5) With the build up of electrons near the channel, the area to the right of the physical channel effectively becomes an N type material.

6) The extended n type channel now allows more current, Id > Idss

---

**Characteristics of Depletion MOSFET:**

The fig. shows the drain characteristics for the N channel depletion type MOSFET

1) The curves are plotted for both Vgs positive and Vgs negative voltages.

2) When Vgs=0 and negative the MOSFET operates in depletion mode when Vgs is positive, the MOSFET operates in the enhancement mode.

3) The difference between JFET and D MOSFET is that JFET does not operate for positive values of Vgs.

4) When Vds=0, there is no conduction takes place between source to drain, if Vgs<0 and Vds>0 then Id increases linearly.

5) But as Vgs,0 induces positive charges holes in the channel, and controls the channel width. Thus the conduction between source to drain is maintained as constant, i.e. Id is constant.

6) If Vgs>0 the gate induces more electrons in channel side, it is added with the free electrons generated by source. again the potential applied to gate determines the channel width and maintains constant current flow through it as shown in Fig.
TRANSFER CHARACTERISTICS:-

The combination of 3 operating states i.e. Vgs=0V, VGs<0V, Vgs>0V is represented by the D MOSFET transconductance curve shown in Fig.

1) Here in this curve it may be noted that the region AB of the characteristics similar to that of JFET.

2) This curve extends for the positive values of Vgs
3) Note that Id=Idss for Vgs=0V when Vgs is negative,Id< Idss when Vgs= Vgs(off) ,Id is reduced to approximately omA. Where Vgs is positive Id>Idss. So obviously Idss is not the maximum possible value of Id for a MOSFET.

4) The curves are similar to JFET so the D MOSFET have the same transconductance equation.

**E-MOSFETS**

The E MOSFET is capable of operating only in the enhancement mode. The gate potential must be positive w.r.t to source.

![Image of E-MOSFET](image)

1) when the value of Vgs=0V, there is no channel connecting the source and drain materials.

2) As a result, there can be no significant amount of drain current.

3) When Vgs=0, the Vdd supply tries to force free electrons from source to drain but the presence of p-region does not permit the electrons to pass through it. Thus there is no drain current at Vgs=0,

4) If Vgs is positive, it induces a negative charge in the p type substrate just adjacent to the SIO2 layer.

5) As the holes are repelled by the positive gate voltage, the minority carrier electrons attracted toward this voltage. This forms an effective N type bridge between source and drain providing a path for drain current.

6) This +ve gate voltage forms a channel between the source and drain.

7) This produces a thin layer of N type channel in the P type substrate. This layer of free electrons is called N type inversion layer.
8) The minimum $V_{gs}$ which produces this inversion layer is called threshold voltage and is designated by $V_{gs}(th)$. This is the point at which the device turns on is called the threshold voltage $V_{gs}(th)$

9) When the voltage $V_{gs}$ is $< V_{gs} (th)$ no current flows from drain to source.

10) However when the voltage $V_{gs} > V_{gs} (th)$ the inversion layer connects the drain to source and we get significant values of current.

**CHARACTERISTICS OF E MOSFET:**

1. **DRAIN CHARACTERISTICS**

The volt ampere drain characteristics of an N-channel enhancement mode MOSFET are given in the fig.
2. **TRANSFER CHARACTERISTICS:-**

1) The current $I_{ds}$ at $V_{gs} \leq 0$ is very small being of the order of a few nano amps.
2) As $V_{gs}$ is made $+ve$, the current $I_{d}$ increases slowly at first, and then much more rapidly with an increase in $V_{gs}$.
3) The standard transconductance formula will not work for the E MOSFET.
4) To determine the value of $I_{d}$ at a given value of $V_{gs}$ we must use the following relation
   \[ I_{d} = K[V_{gs} - V_{gs(Th)}]^2 \]

   Where $K$ is constant for the MOSFET. found as

   \[ K = \frac{I_{d(on)}}{[V_{gs(on)} - V_{gs(Th)}]^2} \]

From the data specification sheets, the 2N7000 has the following ratings.

$I_{d(on)} = 75mA$(minimum).

And $V_{gs(Th)} = 0.8$(minimum)

---

**APPLICATION OF MOSFET**

One of the primary contributions to electronics made by MOSFETs can be found in the area of digital (computer electronics). The signals in digital circuits are made up of rapidly switching dc levels. This signal is called as a rectangular wave, made up of two dc levels (or logic levels). These logic levels are 0V and +5V.
A group of circuits with similar circuitry and operating characteristics is referred to as a logic family. All the circuits in a given logic family respond to the same logic levels, have similar speed and power-handling capabilities, and can be directly connected together. One such logic family is complementary MOS (or CMOS) logic. This logic family is made up entirely of MOSFETs.

**BIASING FET:**

For the proper functioning of a linear FET amplifier, it is necessary to maintain the operating point Q stable in the central portion of the pinch off region. The Q point should be independent of device parameter variations and ambient temperature variations. This can be achieved by suitably selecting the gate to source voltage VGS and drain current ID which is referred to as biasing.

JFET biasing circuits are very similar to BJT biasing circuits. The main difference between JFET circuits and BJT circuits is the operation of the active components themselves.

There are mainly two types of biasing circuits:

1) Self bias
2) Voltage divider bias.

**SELF BIAS**

Self bias is a JFET biasing circuit that uses a source resistor to help reverse bias the JFET gate. A self bias circuit is shown in the figure. Self bias is the most common type of JFET bias. This JFET must be operated such that gate source junction is always reverse biased. This condition requires a negative VGS for an N channel JFET and a positive VGS for P channel JFET. This can be achieved using the self bias arrangement as shown in Fig. The gate resistor RG doesn’t affect the bias because it has essentially no voltage drop across it, and the gate remains at 0V. RG is necessary only to isolate an ac signal from ground in amplifier applications. The voltage drop across resistor RS makes gate source junction reverse biased.

![Figure 12.19](image.png)
For the dc analysis coupling capacitors are open circuits.

For the N channel FET in Fig (a)

IS produces a voltage drop across RS and makes the source positive w.r.t ground. In any JFET circuit all the source current passes through the device to the drain circuit. This is due to the fact that there is no significant gate current.

We can define source current as IS = ID
(VG = 0 because there is no gate current flowing in RG So VG across RG is zero)

\[ V_G = 0 \text{ then } V_S = ISR_S = IDR_S \]

\[ V_{GS} = V_G - V_S = 0 - IDR_S = -IDR_S \]

**DC analysis of self Bias:-**

In the following DC analysis, the N channel JFET shown in the fig. is used for illustration.

For DC analysis we can replace coupling capacitors by open circuits and we can also replace the resistor RG by a short circuit equivalent. IG = 0. The relation between ID and VGS is given by

\[ I_d = I_{ds} \left[ 1 - \left( \frac{V_{GS}}{V_p} \right)^2 \right] \]

VGS for N channel JFET is \(-IDR_S\)

Substituting this value in the above equation

\[ I_d = I_{ds} \left[ 1 - \left( \frac{(-IDR_S)}{V_p} \right)^2 \right] \]

\[ I_d = I_{ds} \left[ 1 + \left( \frac{IDR_S}{V_p} \right)^2 \right] \]

For the N-channel FET in the above figure
Is produces a voltage drop across Rs and makes the source positive w.r.t ground in any JFET circuit
all the source current passes through the device to drain circuit this is due to the fact that there is no
significant gate current. Therefore we can define source current as Is=Id and Vg=0 then

\[
V_s = I_s R_s = I_d R_s
\]

\[
V_{gs} = V_g - V_s = 0 - I_d R_s = -I_d R_s
\]

**Drawing the self bias line:-**

Typical transfer characteristics for a self biased JFET are shown in the fig.

The maximum drain current is 5mA and the gate source cut off voltage is -3V. This means the gate
voltage has to be between 0 and -3V.

![Fig. 5.55 Transfer characteristics](image)

Now using the equation \( V_{GS} = -I_d R_s \) and assuming Rs of any suitable value we can draw the self bias
line.

Let us assume \( R_s = 500\Omega \)

With this Rs, we can plot two points corresponding to \( I_d = 0 \) and \( I_d = IDSS \)

for \( I_d = 0 \)

\( V_{GS} = -I_d R_s \)

\( V_{GS} = 0 \times (500,\Omega) = 0V \)

So the first point is \((0,0)\)

\( (I_d, V_{GS}) \)
For ID= IDSS=5mA

VGS = (-5mA) (500 Ω) = -3V

So the 2\textsuperscript{nd} Point will be (5mA,-3V)

By plotting these two points, we can draw the straight line through the points. This line will intersect the transconductance curve and it is known as self bias line. The intersection point gives the operating point of the self bias JFET for the circuit.

At Q point, the ID is slightly > than 2mA and VGS is slightly > -1V. The Q point for the self bias JFET depends on the value of Rs. If Rs is large, Q point far down on the transconductance curve, ID is small, when Rs is small Q point is far up on the curve, ID is large.

**VOLTAGE DIVIDER BIAS:**

![Diagram of voltage divider bias for n-channel JFET]

The fig. shows N channel JFET with voltage divider bias. The voltage at the source of JFET must be more positive than the voltage at the gate in order to keep the gate to source junction reverse biased. The source voltage is

V\textsubscript{S} = ID\textsubscript{RS}

The gate voltage is set by resistors R1 and R2 as expressed by the following equation using the voltage divider formula.

V\textsubscript{G} = \left(\frac{R2}{R1+R2}\right)V\textsubscript{dd}

For dc analysis
Applying KVL to the input circuit

VG-VGS-VS =0

:: VGS = VG-Vs=VG-ISRS

VGS = VG-IDRS :: IS = ID

Applying KVL to the input circuit we get

VDS+IDRD+VS-VDD =0

::VDS = VDD-IDRD-IDRS

VDS = VDD-ID ( RD +RS )

The Q point of a JFET amplifier, using the voltage divider bias is

IDQ = IDSS [1-VGS/VP]2

VDSQ = VDD-ID ( RD+RS )

COMPARISON OF MOSFET WITH JFET

a. In enhancement and depletion types of MOSFET, the transverse electric field induced across an insulating layer deposited on the semiconductor material controls the conductivity of the channel.

b. In the JFET the transverse electric field across the reverse biased PN junction controls the conductivity of the channel.
c. The gate leakage current in a MOSFET is of the order of $10^{-12}$ A. Hence the input resistance of a MOSFET is very high in the order of $10^{10}$ to $10^{15}$ Ω. The gate leakage current of a JFET is of the order of $10^{-9}$ A., and its input resistance is of the order of $10^8$ Ω.

d. The output characteristics of the JFET are flatter than those of the MOSFET, and hence the drain resistance of a JFET (0.1 to 1 MΩ) is much higher than that of a MOSFET (1 to 50 kΩ).

e. JFETs are operated only in the depletion mode. The depletion type MOSFET may be operated in both depletion and enhancement mode.

f. Comparing to JFET, MOSFETs are easier to fabricate.

g. Special digital CMOS circuits are available which involve near zero power dissipation and very low voltage and current requirements. This makes them suitable for portable systems.

---

**FET AMPLIFIERS**

**INTRODUCTION**

Field Effect Transistor (FET) amplifiers provide an excellent voltage gain and high input impedance. Because of high input impedance and other characteristics of JFETs they are preferred over BJTs for certain types of applications.

There are 3 basic FET circuit configurations:

i) Common Source

ii) Common Drain

iii) Common Gain

Similar to BJT CE, CC and CB circuits, only difference is in BJT large output collector current is controlled by small input base current whereas FET controls output current by means of small input voltage. In both the cases output current is controlled variable.

FET amplifier circuits use voltage controlled nature of the JFET. In Pinch off region, $I_D$ depends only on $V_{GS}$. 
Common Source (CS) Amplifier

A simple Common Source amplifier is shown in Fig. 5.1(a) and associated small signal equivalent circuit using voltage-source model of FET is shown in Fig. 5.1(b)

Voltage Gain

Source resistance ($R_S$) is used to set the Q-Point but is bypassed by $C_S$ for mid-frequency operation. From the small signal equivalent circuit, the output voltage

$$V_O = -R_D\mu V_{GS}(R_D + r_d)$$

Where $V_{GS} = V_i$, the input voltage,

Hence, the voltage gain,

$$A_V = \frac{V_O}{V_i} = -R_D\mu(R_D + r_d)$$

Input Impedence

From Fig. 5.1(b) Input Impedence is

$$Z_i = R_G$$

For voltage divider bias as in CE Amplifiers of BJT

$$R_G = R_1 || R_2$$

Output Impedance

Output impedance is the impedance measured at the output terminals with the input voltage $V_i = 0$

From the Fig. 5.1(b) when the input voltage $V_i = 0$, $V_{GS} = 0$ and hence

$$\mu V_{GS} = 0$$
The equivalent circuit for calculating output impedance is given in Fig. 5.2. 

Output impedance \( Z_o = r_d \parallel R_0 \)

Normally \( r_d \) will be far greater than \( R_D \). Hence \( Z_o \approx R_D \)

**Common Drain Amplifier**

A simple common drain amplifier is shown in Fig. 5.2(a) and associated small signal equivalent circuit using the voltage source model of FET is shown in Fig. 5.2(b). Since voltage \( V_{gd} \) is more easily determined than \( V_{gs} \), the voltage source in the output circuit is expressed in terms of \( V_{gs} \) and Thevenin’s theorem.

![Fig. 5.2 (a)CD Amplifier (b)Small-signal equivalent circuit](image)

**Voltage Gain**

The output voltage,

\[
V_O = R_S \mu V_{gd} / (\mu + 1) R_S + r_d
\]

Where \( V_{gd} = V_i \) the input voltage.

Hence, the voltage gain,

\[
A_v = V_O / V_i = R_S \mu / (\mu + 1) R_S + r_d
\]

**Input Impedence**

From Fig. 5.2(b), Input Impedence \( Z_i = R_G \)

**Output Impedence**

From Fig. 5.2(b), Output impedance measured at the output terminals with input voltage \( V_i = 0 \) can be calculated from the following equivalent circuit.

As \( V_i = 0 \): \( V_{gd} = 0 \): \( \mu V_{gd} / (\mu + 1) = 0 \)

Output Impedence
\[ Z_0 = \frac{r_d}{(\mu + 1)} \parallel R_s \]

When \( \mu \gg 1 \)
\[ Z_0 = \left( \frac{r_d}{\mu} \right) \parallel R_s = \left( \frac{1}{g_m} \right) \parallel R_s \]

**BIASING FET**

For the proper functioning of a linear FET amplifier, it is necessary to maintain the operating point Q stable in the central portion of the pinch off region. The Q point should be independent of device parameter variations and ambient temperature variations.

This can be achieved by suitably selecting the gate to source voltage \( V_{GS} \) and drain current \( I_D \) which is referred to as biasing.

JFET biasing circuits are very similar to BJT biasing circuits. The main difference between JFET circuits and BJT circuits is the operation of the active components themselves.

There are mainly two types of Biasing circuits:

1. Self bias
2. Voltage divider bias.

**5.13.1. SELF BIAS:**

Self bias is a JFET biasing circuit that uses a source resistor to help reverse bias the JFET gate.

A self bias circuit is shown in the fig 5.3

![Self bias circuit diagram](image)
Self bias is the most common type of JFET bias. This JFET must be operated such that gate source junction is always reverse biased. This condition requires a negative VGS for an N channel JFET and a positive VGS for P channel JFET. This can be achieved using the self bias arrangement as shown in Fig 5.3. The gate resistor RG doesn’t affect the bias because it has essentially no voltage drop across it, and the gate remains at 0V. RG is necessary only to isolate an ac signal from ground in amplifier applications. The voltage drop across resistor RS makes gate source junction reverse biased.

**DC analysis of self Bias:**

In the following DC analysis, the N channel J FET shown in the fig5.4. is used for illustration.

For DC analysis we can replace coupling capacitors by open circuits and we can also replace the resistor RG by a short circuit equivalent.

\[ IG = 0 \]

The relation between ID and VGS is given by

\[ Id = Idss \left(1 - \frac{Vgs}{Vp}\right)^2 \]

VGS for N channel JFET is \(-id\) Rs

Substituting this value in the above equation

\[ Id = Idss \left[1 - \frac{(-IdRs)}{Vp}\right]^2 \]

\[ Id = Idss \left[1 + \frac{IdRs}{Vp}\right]^2 \]
For the N-channel FET in the above figure
Is produces a voltage drop across Rs and makes the source positive w.r.t ground
in any JFET circuit all the source current passes through the device to drain circuit this is due to the fact that there is no significant gate current
therefore we can define source current as Is=Id and Vg=0 then
Vs= Is Rs =IdRs
Vgs=Vg-Vs=0-IdRs=-IdRs

**Drawing the self bias line:-**
Typical transfer characteristics for a self biased JFET are shown in the fig 7.5.
The maximum drain current is 6mA and the gate source cut off voltage is -3V. This means the gate voltage has to be between 0 and -3V.

![fig 7.5 Transfer characteristics](image)

Now using the equation VGS = -IDRS and assuming RS of any suitable value we can draw the self bias line.

Let us assume RS = 500Ω

With this Rs , we can plot two points corresponding to ID = 0 and Id = IDSS
for ID = 0
VGS = -ID RS
VGS = 0X (500Ω) = 0V
So the first point is (0,0) 

\( (I_d, V_{GS}) \)

For \( I_D = I_{DSS} = 6 \text{mA} \)

\[ V_{GS} = (-6 \text{mA}) (500 \text{ Ω}) = -3 \text{V} \]

So the 2\(^\text{nd} \) Point will be (6mA,-3V)

By plotting these two points, we can draw the straight line through the points. This line will intersect the transconductance curve and it is known as self bias line. The intersection point gives the operating point of the self bias JFET for the circuit.

At Q point, the ID is slightly > than 2mA and VGS is slightly > -1V. The Q point for the self bias JFET depends on the value of \( R_s \). If \( R_s \) is large, Q point far down on the transconductance curve, ID is small, when \( R_s \) is small Q point is far up on the curve, ID is large.

5.13.2 VOLTAGE DIVIDER BIAS:

The fig5.6 shows N channel JFET with voltage divider bias. The voltage at the source of JFET must be more positive than the voltage at the gate in order to keep the gate to source junction reverse biased. The source voltage is

\[ V_S = I_D R_S \]

The gate voltage is set by resistors R1 and R2 as expressed by the following equation using the voltage divider formula.

\[ V_g = \left( \frac{R_2}{R_1 + R_2} \right) V_{dd} \]
For dc analysis fig 5.5

Applying KVL to the input circuit

\[ V_G - V_{GS} - V_S = 0 \]

\[ \therefore V_{GS} = V_G - V_S = V_G - I_{DS} \]

\[ V_{GS} = V_G - I_{DS} \quad \therefore I_S = I_D \]

Applying KVL to the input circuit we get

\[ V_{DS} + I_{DRD} + V_S - V_{DD} = 0 \]

\[ \therefore V_{DS} = V_{DD} - I_D (R_D + R_S) \]

The Q point of a JFET amplifier, using the voltage divider bias is

\[ I_{DQ} = I_{DS} \left( 1 - \frac{V_{GS}}{V_P} \right)^2 \]

\[ V_{DSQ} = V_{DD} - I_D (R_D + R_S) \]

**JFET AS A VVR OR VDR**

Let us consider the drain characteristics of FET as shown in the fig.
In this characteristics we can see that in the region before pinch off voltage, drain characteristics are linear, i.e. FET operation is linear. In this region the FET is useful as a voltage controlled resistor, i.e. the drain to source resistance is controlled by the bias voltage \( V_{GS} \). (In this region only FET behaves like an ordinary resistor This resistances can be varied by \( V_{GS} \)). The operation of FET in the region is useful in most linear applications of FET. In such an application the FET is also referred to as a voltage variable resistor (VVR) or voltage dependent resistor (VDR).

The drain to source conductance \( (r_d) \)

\[
g_d = \frac{g}{V_{DS}} \text{ for small values of } V_{DS} \text{ which may also be expressed as}
\]

\[
g_d = g_{do} \left(1 - \frac{V_{GS}}{V_p}\right)^{1/2}
\]

Where \( g_{do} \) is the value of drain conductance

When the variation of the \( r_d \) with \( V_{GS} \) can be closely approximated by the expression

\[
r_d = \left(\frac{r_0}{1-KV_{GS}^2}\right) \text{ Where } r_0 = \text{ drain resistance at zero gate bias. } K = \text{ a constant, dependent upon FET type.}
\]

**APPLICATION OF VVR**

The VVR property of FET can be used to vary the voltage gain of a multistage amplifier \( A \), as the signal level is increased. This action is called AGC automatic gain control. A typical arrangement is shown in the fig.
Here maximum value of signal is taken rectified; filter to produce a DC voltage proportional to the output signal level. This voltage is applied to the gate of JFET, this causing the resistance between drain and source to change. As this resistance is connected across RE, so effective RE also changes according to change in the drain to source resistance. When output signal level increases, the drain to source resistance \( r_d \) increases, increasing effective \( R_E \). Increase in \( R_E \) causes the gain of transistor Q1 to decrease, reducing the output signal. Exactly reverse process takes place when output signal level decreased.

:: The output signal level is maintained constant. It is to be noted that the DC bias conditions of Q1 are not affected by JFET since FET is isolated from Q1 by capacitor C2
ANALOG ELECTRONICS
(Common to EEE, ECE, CSE, EIE, BME, IT, MCT, ETM, ECOMPE)

Time: 3 hours
Max. Marks: 70

Note: This question paper contains of 5 sections. Answer five questions, choosing one question from each section and each question carries 14 marks.

SECTION-I

1a. Draw the V-I characteristics of a diode with zero cut-in voltage and equivalent resistance of 100Ω. Draw the load line if RL is also 100 Ω. [7]

1b. Explain V-I characteristics of pn junction Diode. [7]

(OR)

2a. Draw and explain the circuit diagram of full-wave rectifier with capacitor filter. Derive the Ripple factor equation. [7]

2b. Derive expressions for ripple factor, regulation and rectification efficiency of a Center tapped Transformer Full wave rectifier. [7]

SECTION-II

3. Draw a Self bias circuit and explain its operation. Calculate the Stability factor S [14]

(OR)

4. what is a load line? Explain its significance. Find the Q-point of self-bias transistor circuit with the following specifications: $V_{CC} = 22.5V$, $R_L = 5.6k\Omega$, $R_C = 1k\Omega$, $R_1 = 90k\Omega$, $R_2 = 10k\Omega$, $V_{BE} = 0.7V$ and $\beta = 55$. Assume $I_B >> I_C$ [7]

SECTION-III

5a. Compare the three transistor amplifier configurations with related to $A_i$, $A_v$, $R_i$ & $R_o$

5b. For the emitter follower with $R_s = 0.5K$, $R_L = 50K$, $h_{fe} = -50$, $h_{ie} = 1K$, $h_{re} = 25\mu A/V$, $h_{re} = 2.5\times10^{-4}$ Calculate $A_i$, $A_v$, $R_i$ & $R_o$ [7]

6. Explain thermal runway and thermal stability [14]

SECTION-IV

7. Explain the construction and principle of operation of Depletion type N-Channel MOSFET [14]

(OR)

8. With the help of neat sketches and characteristic curves explain the construction & operation of a JFET and mark the regions of operation on the characteristics [14]
SECTION-IV

9a. Explain principal operation of Tunnel diode. [7]
9b. Draw and Explain FET common source amplifier (OR) [7]

10a. Explain the working of S.C.R [7]
10b. Explain working of photo diode [7]
MALLAREDDY COLLEGE OF ENGINEERING AND TECHNOLOGY, HYDERABAD

B.Tech II Year I Semester Examinations, Model Paper II -2018

ANALOG ELECTRONICS
(Common to EEE, ECE, CSE, EIE, BME, IT, MCT, ETM, ECOMPE)

Time: 3 hours
Max. Marks: 70

Note: This question paper contains of 5 sections. Answer five questions, choosing one question from each section and each question carries 14 marks.

SECTION-I

1a. Derive the equation for diffusion capacitance of a PN junction diode. [7]
1b. Explain different breakdown mechanisms in PN junction diode. [7]

(OR)

2a. A Full wave single phase rectifier makes use of 2 diodes, the internal forward resistance of each is considered to be constant and equal to 30Ω. The load resistance is 1KΩ. The transformer secondary voltage is 200-0-200V (rms). Calculate V_{DC}, I_{DC}, Ripple factor [7]
2b. Derive expression for FWR Rectifier i) DC load current ii) DC output voltage iii) Peak Inverse Voltage of each diode IV) Efficiency v) Ripple factor [7]

SECTION-II

3a. Draw the circuit diagram of a transistor in CE configuration and explain the output characteristics with the help of different regions. [7]
3b. Explain compensation techniques [7]

(OR)


SECTION-III

5. Compare the three transistor amplifier configurations with related to A, A, R & Ro [14]
(OR)
6. Explain thermal runway and thermal stability [14]

SECTION-IV

7a. The field effect transistor is called a voltage-sensitive electronic control device. Explain [7]
7b. Explain V-I characteristics of JFET [7]

(OR)

8a. Explain the construction and principle of operation of Enhancement mode N-channel
MOSFET. [7]
8b. Compare BJT & FET [7]

SECTION-V

9b. Explain working principal of PHOTO DIODE [7]
   (OR)
10. Explain the working of Tunnel diode with help of energy band diagrams and Draw V-I Characteristics [14]
MALLAREDDY COLLEGE OF ENGINEERING AND TECHNOLOGY, HYDERABAD

B.Tech II Year I Semester Examinations, Model Paper III - 2018

ANALOG ELECTRONICS
(Common to EEE, ECE, CSE, EIE, BME, IT, MCT, ETM, ECOMPE)

Time: 3 hours

Max. Marks: 70

Note: This question paper contains of 5 sections. Answer five questions, choosing one question from each section and each question carries 14 marks.

SECTION-I

1a. Explain in detail, the reason for exponential rise in forward characteristic of a diode with suitable mathematical expression.

1b. Explain and Derive expression for transition capacitance?

(OR)

2a. Explain Full wave bridge rectifier with neat diagram?

2b. Compare Half wave Full wave and bridge rectifier

SECTION-II

3a. Draw and explain input-output characteristics of of CB configuration

3b. Explain early effect and punch through effect

(OR)

4a. Draw and explain fixed bias circuit, derive the stability factors S

4b. Write a short notes on compensation techniques

SECTION-III

5a. Explain thermal runaway and derive the condition for thermal stability

5b. Define the hybrid parameters for a basic transistor circuit and give CE hybrid model.

(OR)

6a. Summarize the salient features of the characteristics of BJT operatives in CE, CB and CC configurations?

6b. Calculate the collector current and emitter current for a transistor with $\alpha_{D,C.} = 0.99$ and $I_{CBO} = 20\mu A$ when the base current is $50\mu A$.

SECTION-IV

7a. Explain principle of operation JFET and draw the V-I characteristics

7b. Explain how FET act as voltage variable resistor

(OR)
8a. Compare Depletion MOSFET and enhancement MOSFET
8b. Compare JFET and MOSFET

SECTION-V

9a. Draw the FET self biasing circuit
9b. Explain FET common drain amplifier

(OR)

10. With neat energy band diagrams, explain the V-I characteristics of Tunnel diode in detail. Also explain the negative-resistance region in the characteristics and applications of Tunnel diode.